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A B S T R A C T 
The aim of this project is to design and build an indus-
trialized microprocessor system capable of testing the 
limits and capabilities of microprocessors in the indus-
trial process control world. The system must be 
capable of operating in a data logging or control or 
supervisory capacity. 
The system consists of a ruggerdized, electrically isola-
ted unit,designeo on a "black box" principle, with minimum 
operator controls. It is housed in a sealed crate with 
internal access via rows of input and output plugs and 
connecters. 
The system has been designed on a modular basis in order 
to simplify expansion. It can be operated as a small 
dedicated controller or expanded by the addition of memory 
and/or industrial I/O modules to its fuli capacity. 
The system is based on an INTEL 8080 microprocessor. The 
industrial interface consists of electrically isolated 
analog and digital input and output modules which can 
be selected under program control. There are also up 
to 64 asynchronous priority encoded alarm channels that 
can interrupt the control sequence at any time should an 
alarm condition arise. For debugging hardware and 
software a plug-on front panel unit is provided. 
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THE LOGIC NOVEAU MICROPROCESSORS 
When the history of digital electronics is written, 
1974 to 1976 will be recorded as the period when the 
microprocessor came of age. From humble beginnings, 
with only 2 products in 1971, an industry that had 
been predicted for at least a decade came into being. 
Now, a mere five years later, there are more than 
thirty different microprocessors available, announced, 
promised or under development. 
Microprocessors are at present claiming the limelight 
in nearly every field of electronics. In calculators, 
point-of-sale terminals and graphics terminals, in 
traffic controllers and instrumentation, in electronic 
games and engine control units and finally in industrial 
process control where alone more than 40 applications 
of the microprocessor have been listed (ref. 1 ) • 
The list grows every day as engineers find new applica-
tions of these remarkable elements. 
The architecture of microprocessors is still in an 
evolutionary state, .no two manufacturers agreeing on . 
any one format, and each claiming superior qualities. 
As a result, microprocessors today have word lengths 
from 2 bits upwards and are manufactured using NMOS, 
CMOS, PMOS, VMOS, I 2L, SOS and bipolar technologies. 
Instruction sets likewise vary widely, each having its 
own virtues and restrictions. 
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For the digital designer the sudden rush of this 11 Logic 
Noveau 11 has come as something of a shock. Safely 
· able to ignore the vagaries of software in the past,· 
many engineers have begun to learn that many of their 
hard-won skills, such as in logic and later package 
minimization, are becoming obsolete overnight and that 
all the important logic is in the software. 
However, once the designer has acclimatized to the 
microprocessor, he realises that, although microproces-
sors are no more a panacea than any other form of logic, 
they do offer numerous advantages, especially in the 
irtdustrial ~rocess control world. 
1.2 ADVANTAGES OF MICROPROCESSORS 
A. Low Costs: 
Their low cost allows many areas previously not 
economically viable for computer control to be 
brought under digital control. In fact, accord-
ing to Intel Corporation Nichols (ref. 2 ), 20% 
of the areas in which microprocessors are being 
used at present are areas totally new to electronic 
instrumentation, and by 1980 this will grow to 80%. 
B. Greater Efficiency: 
By nature many of the control algorithms used to 
control industrial processes are relatively simple. 
Also, the time constants of these processes are 
often long, sometimes in the order of hours, com-
pared to computer response times. Hence in many 
circumstances the computing power of a mini 
computer is an overkill with very little CPU time 
2 
being devoted to controlling the process. This 
observation is borne out by the large amount of 
time available for background tasks on many process 
control computers. In these applications, a 
dedicated micro computer system would be a far 
more cost-effective solution. 
C. Distributed Control Systems: 
It is, however, in the field of distributed multi-
microprocessor networks that microprocessor appli-
cations become really exciting; It is here that 
the microprocessor presents a direct challenge to 
the reign of the minicomputer in industrial process 
control. 
There are two areas in which distributed multi-
microprocessor systems have distinct advantages 
over minicomputers in industrial process control. 
(i) IMPROVED SYSTEM RELIABILITY: 
Firstly, there is improved overall system 
reliability gained by distributing the control 
of a complex process among a number of 
microprocessors each controlling a sub-section 
of a plant. In the traditional case where 
a central computer controls the complete 
process. there is the problem that, should this 
machine fail, the entire process will come to 
a halt. A multi-microprocessor network gets 
around this problem as there is a low probabi-
lity of all the microprocessors failing at 
once. If one fails, only a small section of 
the process is affected and manual takeover is 
minimal. The smaller number of component 
parts in a microprocessor also leads to high 
reliability and ease of maintenance. 
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The microcomputer may also be linked to a 
single supervisory minicomputer which may 
also have back up storage containing.all 
the programs of the various microcomputers. 
Should any one of these fail, its entire 
program may be automatically reloaded from 
the central computer. This principle may 
also be extended to provide versatility inso-
far as the microcomputer program may be 
dynamically altered by the central computer. 
The central computer can also provide mass 
data storage for the microcomputer. The 
central computer can also act as a "peripheral" 
to the microcomputer performing such needs 
as rapid multiplications and divisions for 
any arithmetic that need be done directly.by 
the microcomputer. 
(ii) REDUCED CABLING COSTS: 
The second scoring point for a distributed 
microprocessor system is related to cabling 
expenses. These are most significant.in 
processes. that are distributed over a large 
area. With a centrally located computer, 
long runs of parallel wires connect the com-
puter to the sensors and control points of 
the process, leading to high costs and noise 
problems. 
The microprocessor, on the other hand, can 
be designed in a ruggardized industrial form 
to be located close to the process it controls, 
thus drastically reducing the length of 
parallel lines. A single serial line may 
then link the distributed controllers to other 
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controllers or to a central computer. It 
has been calculated (ref. 3 ) that up to 
76% of cabling costs can be saved by using 
this technique. 
Reduced cabling and interconnections reduce 
the probability of noise pickup and again 
increases the overall system reliability. 
This incentive to improve reliability is the 
main reason for using microprocessors in 
industrial process control applications. 
But how much of a viable proposition are multi~ 
microprocessor networks and will they. also not 
suffer from the problems of inter-processor 
communications of all other multi-processor systems. 
in real-time environments? This attempt to define 
or establish the role and capabilities of micro-
processors in industry in in fact the aim of this 
project as described in Chapter 2. 
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CHAPTER 2. 
AIM OF PROJECT 
2.1 THE ROLE OF MICROPROCESSORS 
The exact role that microprocessors are destined 
to play is far from being defined. Will the rapid 
fire technological evolution see them channeled into 
small dedicated controllers or perhaps as fairly 
large-scale process controllers, or simply as 
intelligent building blocks? Most conceivably 
they will fulfill the requirements of all three 
categories as well as ceasing to be the sole property 
of the digital engineer and will be absorbed into the 
world of electronics as an available tool, to be 
used when really needed. It has been predicted 
{ref. 4 that the distribution of applications of 
microprocesiors by 1978 will be 
(a) 25% of the market replacement of hardwired 
random logic and analog controllers to upgrade 
existing systems; 
{b) .10% of the market filling the gap in cases 
where the mini computer was an overdesign; 
{c) 65% of the ·market totally new applications 
made possible by microprocessors' low cost and 
flexibility. 
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2.2 THE MEANS OF ESTABLISHING THIS ROLE 
The aim of this project is to develop a low-cost 
microcomputer system capable of performing the 
following functions in typical industrial environ-
ments : 
(a) Data capture and subsequent data processing 
and presentation; 
(b) Supervision of a sub-section of a plant; 
(c) Direct digital control of a sub-section of 
a plant. 
The system is to be expandable, versatile and rugged 
enough to fulfill any or all of the above functions. 
It is intended that this system assist in establish-
ing the role of the microprocessor and evaluating 
its limitations. 
Such an industrial process control microcomputer 
system could operate in any one of the three 
forseeable categories of application for micro-
processors, i.e. : 
(a) Replacing hardwired logic; 
(b) Replacing underutilized minis; 
(c) New areas in· process control •. 
Many of the more subtle aspects of microprocessor 
applications are relatively unknown, for example 
reliability, memory requirements for a given job, 
language efficiency, programming techniques, the 
optimum degree of hardware/software trade-off, etc. 
7 
2.3 USING THE SYSTEM TO ESTABLISH THE ROLE 
By designing a system to operate in an industrial 
environment, the reliability of a system m~y be 
fully verified. The expandibility of the system 
means that valuable comparisons may be made. A 
minimal system may be compared with a hardwired 
logic network, and a fully expanded system with its 
minicomputer equivalent. 
The rigor of programming for a multitude of real 
time processes should put to full test the software 
capabilities of the machine. 
In aiming at ~ lbw cost system investigations have 
been made into just how much "logic" can be performed 
by the software rather than by extra hardware, 
without overloading the demand on CPU time. 
In order to build a system capable of investigating 
the capabilities of microprocessors in industrial 
applications, a particular design philosophy had to 




In formulating the design philosophy for the 
industrialized microcomputer system, two key 
factors were considered : 
(a) The environment in which the system would be 
operating; 
(b) The functions it would be required to fulfill 
in this environment. 
Bearing these in mind, a design philosophy was formu-
lated consisting of three specific concepts. 
3.1 INDUSTRIAL RELIABILITY 
The system must satisfy the requirements of industrial 
reliability. From the point of view of process 
control computers, an industrial environment implies 
an environment with a large degree of electro-magnetic 
noise as well as an atmosphere .with a high percentage 
of corrosive gases and particles. Electrical 
supplies can also be expected to contain large amounts 
of noise such as line transients and dips or "brown- · 
outs 11 • 
In order to operate successfully under these conditions, 
the following factors were considered fundamental to 
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the design 
(a) The use of optical isolators to isolate the 
system from common mode noise induced on the 
.signal lines connecting it to the industrial 
process; 
'. 
(b) The use of constant voltage transformers and 
line filters on the power supply to isolate 
the system from line transients and dips. 
Also, battery backup for the volatile semi-
conductor memory as well as the facility for a 
powerfail/restart routine was incorporated to 
cope with supply line "noise"; 
(c) The use of a crate to house the system which 
would provide electromagnetic and atmospheric 
isolation. Electromagnetic isolation is to 
be achieved by use of an aluminium crate lined 
with a ferromagnetic screen. The crate must 
also be sealed against a corrosive atmosphere. 
At the same time, heat from the power supply 
must be dissipated; 
(d) The logic family (i.e. TTL, CMOS, etc.) to be 
used in building the system had to be carefully 
investigated as to which logic family provided 
the best trade-offs with regard to noise immu~ity, 
·1ow power consumption and ease of use. The Low 
Power Schottky logic was ultimately selected for 
reasons described in Chapter 6. 
The general architecture must be designed to minimise 
noise pickup and a termination facility of a suitable 
industrial standard must be provided. 
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3.2 EXPANDABILITY AND FLEXIBILITY 
The microcomputer system must be capable of 
satisfying two extremes in process control require-
ments. These are : 
(~) A minimal low cost stand alone system designed 
to control or monitor a small number of process 
parameters, say five or ten loops; 
{b) A fully expanded system operating either on a 
stand alone basis or linked to a network and 
controlling or monitoring a large number of 
process parameters with a large amount of data 
formatting and handling. In the stand alone 
mode it must be capable of driving a full array 
of peripherals. 
In order to achieve this, the microprocessor 
system consists of a basic "bare bones" layout 
consisting of a few essential cards of logic. 
Expansion is theh simply a matter of plugging 
on extra Input/Output or memory modules. The 
system may be· expanded up to its full capacity 
of 256 input and 256 output ports, 65 kilowords 
of memory, a real time clock, and a full array. 
of peripherals. In most applications the system 
used will be used somewhere between the minimal 
and fully expanded states. 
3.3 THE BLACK BOX APPROACH 
The. system must be thought of as an industrial con-
troller, and many of the traditional ideas of the 
11 
computer-human interface must be qiscarded. The 
controller is housed in a rugged, electrically and 
environmentally isolated "box". The box has two 
rows of connectors for input and output. This con-
trol box needs no special airconditioned environment, 
unlike many classical computer systems. 
In the interest of system security, this industrial 
controller/data logger has been designed for minimum 
operator interaction. Once the system has been 
installed there will be only two levels of access. 
The first is at the plant engineer or management level, 
where communication is provided via a keyboard which 
can be located in an office away from the "box" its elf • 
From here, set-point changes, general program changes 
or initialization can take place, with an optional 
printout for every change that occurs and the time 
at which it took place. 
The only other interaction is that of the maintenance 
engineer. This is achieved by means of a plug-in 
front panel which acts as a control and monitor 
device. There need only be one front panel for any 
number of processors, to be plugged into any computer 
system that requires attention. 
With these concepts in mind, that is to build a 
"Black box" type of industrial controller/data logger, 
that. is capable of operating in harsh industrial 
environments with minimum operator interaction and 
in a wide variety of applications, the viability of 




In this section (Section 1), the "Logic 
Noveau 11 the microprocessor, was introduced 
and some of its immediately apparent advantages 
in various engineering applications were 
delineated. The problem then is posed: 
What is the role of the microprocessor and what 
are its capabilities in a re~l time process 
control industry? To establish this is the 
aim and purpose of the project. The require-
ments for a system that would be capable of 
exploring such a role are expressed. The 
final chapter in the section then describes 
how such a system could be implemented and what 





INTRODUCTION TO HARDWARE 
This section contains information concerning the design, 
operation and. justification for choice of components in 
the Industrialized Microcomputer System. An overall 
block diagram and physical layout of the system is shown 
in figs. 1 and 2. 
4.1 GENERAL ARCHITECTURE 
The hardware design of the Industrialized Microcomputer 
system can be divided-into three main sections :-
A. A Microcomputer: This consists of -
(1) A CPU module; 
(2) 4 kiloword RAM memory module (expandable 
to 64 kilowords); 
(3) Interrupt Control Unit and Real Time Clock; 























































































































































































































































































































































































































































































































































































































































































































































































































































































































































B. A Front Panel Unit: Consisting of -
(1) Led. 's displaying data bus, address bus, 
and control signals; 
(2) Control lines to RESET, STEP or RUN the 
system; 
(3) A front panel DMA channel. 
C. Industrial Interface: This consists of -
(1) 16 Channel asynchronous Alarm Module; 
(2) 32 bit digital Input Module; 
(3) 32 Bit digital Output Module; 
(4) 4 channel Analog Output Module; 
(5) 16 channel Analog Input Module. 
Analog input and output channels and digital input 
and output channels as well as A~arm interrupt channels 
are a sufficiently comprehensive interface to test 
the workability of the system in industry. 
The system has been des1gned on a modular basis. The 
main purpose for this is that the system may be used 
with equal ease in both its minimal and fully expanded 
state. Each module or function in both the micro-
computer section and the industrial interface section 
occupy one slot in the main frame, i.e. one card. 
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The front panel unit is a separate unit and is housed 
in its own sealed crate. 
4.2 PRACTICAL LIMITATIONS 
A. Size: 
The system that has been built is the smallest 
system containing all the options in the indus-
trial interface. That is to say, although the 
industrial interface may be expanded up to 256 
input and 256 output channels and memory ex-
panded up to 65 kilowords, these cards would 
require more space than is available in the crate. 
Thus only one module of each option has actually 
been built. This is sufficient to demonstrate 
the operation of the system. With adequate 
buffering expansion into further crates is straight 
forward. 
B. Wire Wrap: 
Although the system is intended for use in indus-
trial environment, wire-wrapping techniques have 
been used for interconnections of the logic. 
The reason for this was the lack of adequate 
printed circuit manufacturing facilities. For 
. a "one-off" job wire-wrapping is perfectly ade-
quate and has two advantages over PC boards: 
(1) Large ground and power planes can easily 
be provided; 
(2) Interconnections can be kept shorter than 
on PC boards. 
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4.3 DEVELOPMENT PHASES 
Hardware development of the system had three phases: 
A. Selection of the electronic components 
consisted mainly of -
This 
(1) Selection of the microprocessor - the Intel 
8080; 
(2) Selection of the logic family to be used -
Low Power Schottky. 
B. Construction of a hardware and software development 
system:- This was used to gain initial understand~ 
ing of the microprocessor and was used later for 
the development of software. 
C. Design and Construction of the Industrialized 
Microcomputer System:- This occurred in two 
stages -
(1) The design construction and testing of a 
microcomputer and front panel; 
(2) The design construction and testing of the 
industrial interface using the microcomputer. 
The entire system· as it has been built covers ten 
cards in the main frame and a single card in the front 
panel unit. The relative location of these cards 
can be seen ~n fig. 2. 
Justification for the various components used is 
given in the following chapters as well as a functional 




CHOICE OF MICROPROCESSOR 
WHY THE INTEL 8080? / 
The choice of microprocessor to be used was made 
during the fourth quarter of 1974. The choice 
of microprocessor at that time was fairly limited 
(especially on the local market). See AppendixA 
The Intel 8080 was chosen for the following 
reasons :-
A. Previous experience with the Intel 8008 had 
shown this microprocessor to be suitable for 
industrial applications (Ref. 5 Most 
difficulties experienced with the 8008 had been 
sorted out in the second generation 8080 micro-
processor. 
B. The 8080 is particularly suitable for rapid hand-
ling of interrupts which are an advantage in this 
system. 
C. The 8080 was considered fast enough for such an 
application and hence high speed bipolar micro-
processors were not considered. 
D. Good vendor commitment and ready availability of 
Intel products. 
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E. A powerful instruction set makes it worthwhile 
for future software development. 
F. Although a CMOS based microprocessor may have 
been a better choice from the noise immunity 
consideration, no such processor was available 
at the time. 
G. Second sourcing of 8080 by TI and Siemens ensures 
supply~ 
H. Good selection of compatible I/0 and interface 
chips such as interrupt handlers and serial com-
munication interface chips. 
Ultimately the choice is governed by availability and 
at the time of selection the 8080 was one of the few 
microprocessors readily available. Since the time 
wheh the 8080 was originally chosen, the microcomputer 
market has exploded with a wide range of suitable 
products which may handle the job equally well, yet 
even now no one other microcomputer 
an obviously superior choice. 
stands out as 
5.1 THE INTEL 8080 MICROPROCESSOR (fig. 3 ) 
Intel's 8080 is an outgrowth of their experience with 
the 8008. Although there is much software compati~ 
bility many of the idiosyncracies in the 8008 (ref. 6 ) 
have been ironed out.in the 8080. 
The 8080 is manufactured as a single 40 pin NMOS 



































































































































































































































bit register file and an eight bit accumulator. 
For compatibility with 8008 software many instruc-
tions treat these as seven separate eight-bit regis-
ters. The sixteen-bit stack pointer is used to 
place all return addresses in RAM,which means that the 
program counter must be a unique on-chip register. 
The address bus is sixteen bits wide and is entirely 
separate from the eight bit data bus. 
The stack in RAM can also be used to store data and 
is of unlimited depth (to the limits of storage). 
The 8080 has instructions that permit explicit 
addressing of storage locations and allows any of the 
three main registers to hold and output an address 
when using register-indirect addressing. 
The push down stack can be used to hold the status 
bits and important register contents for interrupt 
servicing. 
Instruction execution times range from 2 to 9 micro-
seconds for shortest and longest instructions. 
This is about ten times the speed of the 8008. 
The 8080 has two potential disadvantages: 
(1) From a software standpoint the lack of indexed 
addressing can be serious in some applications; 
(2) From the hardware viewpoint, the need for a 
third power supply can be a disadvantage. 
Details of operation and timing diagrams as well as 
a description of the control signals to and from the 
8080 can be found in Appendix B. 
2~ 
CHAPTER 6. 
CHOICE OF SYSTEM LOGIC FAMILY 
A number of Logic Families were considered for the 
microprocessor system, i.e. the logic other than 
memory and the microprocessor itself. These are 
described below. Low Power Schottky was chosen 
ultimately for reasons discussed in 6.3. 
6 .1 CMOS 
For an industrial environment where high noise 
immunity and low power consumption are invaluable 
credits to any logic family as well as its low price, 
CMOS seemed an obvious first choice. However, on 
closer examination CMOS was deemed unsuitable for 
the following reasons : 
A. Incompatibility with rest of logic: The 8080 
has output levels which are TTL compatible. 
CMOS cannot be driven by TTL levels. Further-
more, the memory chips, INTEL 510l's, although 
they are CMOS memories, also have TTL compatible 
inputs and outputs and are unsuited to drive CMOS. 
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This led to unnecessarily complicated logic if 
TTL-CMOS-TTL interfacing were introduced. 
B. Excessive gate delays of more than 100 nano-
seconds (for open drain gates) would have pre-
sented timing difficulties in the design. 
C. Incomplete range of functions: A complete range 
of MSI functions was not available and certain · 
key elements (such as 74148 and 74138) which are 
used frequently are not available in CMOS. 
These functions would then have to be implemented 
by SSI chips resulting in a far higher chip count. 
6.2 STANDARD TTL 
Standard TTL has proven itself many times (e.g. RTP 
Interface Systems (ref. 7 )) to have adequate noise 
immunity to operate in an industrial environment 
provided reasonable precautions are taken. These 
include observing fan-out rules, keeping lines as 
short as possible,. not leaving unused inputs floating, 
and providing adequate decoupling. The other well-
known advantages of TTL are low cost, ready availa-
bility and a wide range of functions. 
The·only reason TTL has not been used throughout is 
that for nearly a·11 the same advantages as standard 
TTL, Low Power Schottky TTL has an added primary 
advantage of having one-fifth the power consumption 
as well as many other secondary advantages. 
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6.3 LOW POWER SCHOTTKY TTL 
See Appendix c. 
Low Power Schottky TTL (LS TTL) was chosen as the 
logic family most suited to implement the industria-
lised microproc:essor system. 
follows :-
The reasons are as 
A. LS TTL has many of the advantages of standard 
TTL such as ready availability and a wide range 
of functions. Its direct interchangeability 
with TTL means that anything not immediately 
available in LS could take a TTL substitute. 
B. Lower supply current than TTL allows smaller 
cheaper power supplies, reducing system cost, 
size and weight. 
c. Lower consumption means less heat is generated, 
which simplifies thermal design and cooling re-
quirements can be reduced for equal packing 
densities. 
D. Reliability is enhanced since lower dissipation 
causes less chip temperature rise above ambient; 
lower junction temperature increases MTBF. 
Also lower chip-current densities minimise metal 
.related failure mechanisms. 
E. · Less noise is generated since the improved 
transistors and lower operating currents lead 
to much smaller current spikes than standard 
TTL. In addition load currents are only 25% 
of TTL, hence when a logic transition occurs 
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current changes along signal lines are proportionately 
smaller as are changes in ground current~ 
F. Can use standard TTL as buffers giving a fan-
out of 50. 
The only disadvantage of LS TTL is that it is priced · 
in the order of nearly double that of standard TTL. 
However, this was considered to be a temporary 
disadvantage as LS TTL prices will undoubtedly drop 
as. popularity and demand increase. 
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CHAPTER 7. 
GETTING STARTED IN MICROPROCESSORS 
7.1 THE NEED FOR A DEVELOPMENT SYSTEM 
Although at present the microprocessor is becoming 
yet another eiement in the electronics engineer's 
toolbag, it is still no ordinary component. It.· 
is a "programmable component" of considerable com-
plexity especially when considered from the viewpoint 
of the engineer about to embark on the design of a 
microprocessor system, but having no previous micro-
processor experience. From the hardware point of 
view, the microprocessor is too complex to be able 
. . 
to simply study the specifications and then to embark 
immediately on the design of a final product. 
' 
From the software point of view, a development system 
. . 
was warranted so that familiarity could be gained 
with the use of the instruction set. From this, 
estimates of memory requirements could be made for 
the final product. Also software development 
could continue while the final system was still being 
constructed. 
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7.2 APPROACHES TO A DEVELOPMENT SYSTEM 
There are two basic alternatives when considering 
a microprocessor development system :-
A. Buying a vendor supplied development system; 
B. Building one's own development system. 
In the case of this project it was decided to build 
a development system from scratch. 
were as follows :-
The reasons 
A. At the time of consideration, development systems 
had just appeared on the market and prices were 
still high; 
B. As one of the aims of the project was to increase 
knowhow, it was felt that a closer insight into 
the microprocessor could be gained by starting 
r-----;.__ 
from the chipr 
-~-
C. The hardware could be designed far closer to the 
final product thus considerably decreasing the 
final design time; 
D. Software development would be largely unaffected 
by the choice. 
7.3 DESCRIPTION OF THE DEVELOPMENT SYSTEM 
The Development system is basically a simple micro- · 
computer with a fairly comprehensive front panel. 
























































































































































































































 , . 
It was constructed as a "computer on a card" and 
on one 9 11 x 7" wirewrap card there is the CPU, lK 
x 8 bits RAM memory, a TTY interface, an 8 level 
vectored priority interrupt controller and one 8 
bit I/O port. 
The front panel displays the contents of the Address 
bus, data bus and Status and control information. 
The processor can be RUN, RESET or STEPPED from the 
front panel and there is also a Direct Memory 
Access (DMA) channel which allows the memory to be 
communicated with directly from the front panel. 
The communication peripheral is an ASR 33 teletype 
with a 110 baud interface. 
The entire system is housed in an open framework 
crate which gives easy access to all IC's to simplify 
the hardware debugging process. 
7.4 BENEFITS OF THE DEVELOPMENT SYSTEM 
A considerable amount of hardware and software was 
developed on the system much of which was used 
unaltered in the final design. The benefits may 
be listed as follows :-
A. Hardware 
(1) A thorough understanding of the hardware 
and timing requirements of the 8080 was 
developed; 
31 
(2) Memory and TTY interfaces were developed 
which were used virtually unaltered in the 
final design; 
(3) The vectored interrupt system on the develop-
ment system was built using mainly SSI chips. 
However, considerable chip saving was obtained 
by the use of MSI encoders in the final 
design; 
(4) The exact requirements for a front panel 
that would be of assistance in both hard-
ware and software development were investi-
gated. 
B. Software 
(1) A thorough understanding of the 8080 instruc-
tion set was obtained by writing a number 
of fairly simple machine code programs; 
(2) A resident 8080 AID debugging program was 
developed (ref. 8 ) . This program 
. occupies approximately 1 kiloword of memory 
and was run on the development system. It 
has proved to be an invaluable software aid. 
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CHAPTER 8. 
THE MICROCOMPUTER HARDWARE 
DESCRIPTION 
The microcomputer part of the complete system is 
distributed over four cards and consists of the 
following ·: 
A. CPU card; 
B. Interrupt Control Unit and Real Time Clock 
(same card) ; 
c. 4 kiloword RAM memory card; 
D. Peripheral Interface Unit. 
8.1 C.P.U. MODULE 
Refer to fig. 5. 
The CPU card·consists of the following elements: 
















































































































































































































































































































































































B. Address bus and Data bus & Control signal 
buffering; 
C. Status latching; 
D. 2 phase clock; 
E. Address bus decoding; 
F. Device decoding. 
8.1.1 Intel 8080 CPU: 
For the details of the exact function of the various 
control lines see Appendix B~ 
A point of interest here is the RF.ADY line. When 
this line is active (high) the 8080 will RUN, and 
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when inactive the CPU is in the STEPPED state. An 
important timing consideration not explicitly mentioned 
in the manufacturers specifications is the fact that 
the READY line must not be allowed to change state 
during ¢2, i.e. it must be clocked with ¢1. This 
is because the state of the READY line is examined 
during ¢2 and must be stationary during this time. 
The READY line may be accessed via three possible 
lines, RDYl - RDY3. RDYl is used by the front panel 
when manually STEPping or RUNning the computer. 
RDY2 is used by the memory interface to slow the 8080 
down for the slow 1 micro-second Intel 2102 memory 
chips. .RDY3 is a spare line and would be used by 
say DMA channels to stop the 8080 while a memory 
block transfer is taking place. 
8.1.2 Buffering: 
The address bus is buffered by two 8212 tri-s.tate 
buffer chips. These ~hips only load the address 
bus by 0,25rnA and have an output drive capability 
of 15rnA/line. As most of the rest of the system 
is made up of low power Schottky (r
0
L=0,25rnA) the 
fan out is in the order of 60 which is sufficient. 
The data bus is also buffered by 8212's. In both 
the Address bus and the data bus buffering, the 
tri-state ability of the 8212 is required. They 
are required to go into tri-state during DMA trans-
fers from ei th_er the front panel or a peripheral 
when either one of these devices accesses memory •. 
The data bus is a bi-directional bus and hence two 
8212 are used back to back. 
8.1.3 Status Latching: 
At the beginning of each machine cycle, during 
SYNC time the 8080 sends out 8 bits of status infer-
mation on the data bus. As the status is appli-
cable during the whole of the machine cycle, not 
just during SYNC, it must be latched when it appears. 
This is done by the 8 bit latch as shown. As 
thes~ signals are used throughout the system for 
control purposes, standard TTL chips are used in 




The 2 phase clock is a crystal controlled clock 
running at 1.7 MHz. It has an adjustible mark 
space ratio on each phase, as well as an adjustible 
phase relationship. This is necessary in order 
for the clock to comply to the 8080 requirement. 
Six signals are derived from the clock :-
A. MOS level (0-12V) ¢1 and ¢2 for driving the 
8080 directly; 
B. TTL level ¢1 and ¢2 as well as ¢1 and ¢2 for 
timing requirements in the system itself. 
8.1.5 Address Bus Decoding: 
The 8080 can address 256 I/O devices directly, i.e. 
it has an eight bit address word. In order to 
derive a unique signal for each device an 8 to 256 
line decoder is necessary. This is done as 
sho\vn in fig. 6. The first level of decoding 
is done on the CPU board, and the second level is 
done on the I/O boards themselve~, i.e.· each I/O 
board will have a 4-16 line decoder. 
This decoding is also required to address the INTEL 
5101 memory chips. The advantage of having 
the first level of decoding on the CPU card is that 
each I/O or memory card requires only one 4-16 line 
decoder, not two. 
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8~1.6 Devi~e Decoding: 
Unique "enable" signals for the first 32 devices 
have been decoded on the CPU board as well. These 
are used for internal devices within the micro-
computer itself such as the interrupt mask or tele~ 
type, etc. 
8.2 INTERRUPT CONTROL UNIT AND REAL TIME CLOCK 
See fig. 7. 
This unit stores accepts and then resets up to 256 
vectored priority interrupts. 
8.2.1 How the 8080 handles Interrupts: 
For a detailed description and timing.diagram see 
Appendix B. 
Interrupt requests are communicated to the 8080 via 
a single line, the INT line. If the 8080 is in 
a position to acc~pt interrupts and the INT line 
goes high, the following occurs :-
A. The current instruction is completed; 
B. During the next instruction fetch cycle, the 
program counter is not incremented and a 1 byte 
instruction is jammed onto the bus; 







































































































































































































































































































































































































































































































































instruction which stores the program counter 
on the stack and then traps the 8080 to one 
of eight locations as specified in the variable 
field of the RST instruction. 
8.2.2 Function of the Interrupt Control Unit: 
The Interrupt Control Unit (ICU) is a two level 
hierachical interrupt handler that can accept and 
format up to 256 interrupts from the process being 
controlled. 256 was chosen as the maximum number 
as this gives a convenient single byte (8 bits) 
address. When an interrupt is received the ICU 
generates two addresses. The first is a three 
bit word which becomes part of the variable field 
of the RST instruction (see 8.2~1 above), causing 
the 8080 to branch to a specific location. This 
is the first level of the interrupt controller. 
Each of the eight levels specified by the RESTART 
instruction can now be split up into a further group 
of interrupts. Hence, from one of the eight trap 
locations (obtained from the RST instruction) the 
8080 can input a further 8 bit address to establish 
the exact identity of the interrupt. Obviously 
if only one interrupt is connected to one of the 
eight levels then further splitting of this level 
is unnecessary. 
If two interrupts occur simultaneously, the one 
with the highest priority is serviced first. All 
others are stored and serviced at the next available 
opportunity. · Interrupts are reset as soon as 
they have been accepted. (For the organisation 
of priorities see 8.2.5 below). 
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The first level of the interrupt structure may be 
masked out by outputting the desired mask to a 
/ 
mask register. If any of the eight basic-levels 
have been masked out, interrupts received on these 
levels are stored until the mask is removed. They 
are then serviced according to priority. This is 
useful for the times when the 8080 enters a non-
in terruptable state, but interrupt requests occurring 
during this time must be serviced as soon as this 
state has been left. 
8.2.3 Implementation of the ICU: 
Incoming interrupts on each of the eight levels 
are encoded by means of 8-3 line encoders (74148) 
which establish the unique address of that interrupt. 
This address is then latched by means of a tri-state 
8 bit latch (8212) feeding onto the data bus. Each 
of these latches associated with the eight levels 
and containing the address of the int~rrupt on that 
level has a unique device address, so that the 
interrupt address may be inputted from it when 
required. Each latch is treated as a separate de-
vice, its own address being associated with the level 
of interrupt it is servicing. 
The.eight interrupt request signals are now fed to 
the.next level in the ICU where they are again 
encoded into a 3 bit word by a 8-to-3 line encoder. 
The output of this last encoder forms the variable 
field of the RESTART instruction which has been 
hard-wired onto a tri-state latch feeding onto the 
data bus. When an interrupt occurs the RESTART 
instruction is jammed onto the bus at the appropriate 
time (when INTE~INTA:DBIN is· true). 
42 
The output of this last encoder is also fed to 
a 3-to-8 line decoder which generates the "Inter-
rupt release" signals IRELO to IREL7 which are 
used to reset the interrupt which has just been 
accepted. 
In other words, any one of 256 interrupts is encoded 
into a three bit address and an eight bit address 
and then re-decoded, after it has been accepted, to 
give a unique line that will reset that particular 
interrupt. 
8.2.4 Justification for the Method of Implementation: 
Two alternatives to this method of implementation 
were considered :-
A. The first is a software implementation of the 
priority encoding. In this method when an 
interrupt on one of the eight pos~ible levels 
occurs, all the interrupt lines to that level 
must be scanned and the priority of the inter-
rupt ascertained by software means. 
This method was not used because it increased 
the interrupt response time without a compensa-
.tory decrease in chip count. Although more 
of the interrupt handling would have been under 
software control, the hardware required to im-
plement this would have been more complex as 
the 8080 is not suited to this form of interrupt 
handling~ 
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B. The second aiternative would have been to use 
the Intel interrupt handling chip, the INTEL 
8214 .. Although this chip is suited to use 
with the 8080, and using it would have resulted 
in a decrease in chip count, it has one serious 
drawback. It requires interrupting signals 
that are a change of level, not a pulse or edge 
triggered. An interrupting signal must go 
low and stay low until it has been serviced. 
If the interrupting signal is a pulse it may be 
missed and not serviced. Adding logic to 
allow it to accept pulse interrupts would remove 
the advantage of reduced chip count over the 
currently used system. 
Edge or pulse triggered interrupts are essential 
when dealing with relatively slow interrupt 
sources such as relays. Otherwise the 8080 
could receive and service an interrupt, and out-
put a resetting signal to the interrupting device 
only to be interrupted by the same device before 
it has had a chance to reset itself. 
8.2.5 Specification of the ICU: 
The priority structure of the ICU is given in fig. 8. 
An interrupt handling flow chart is given in fig. 9. 
8.2.6 Real Time Clock: 
The real time clock is a simple RC oscillator that 





64 ALARM INTERRUPT 
CHANNELS 
Interrupt Identificct:ion 
No. 0 63 
8 ANALOG INPUT MODULE 
INTERRUPTS 
Interrupt Identification 
No. 200 207 




No. 210 217 
SPARE INTERRUPT LINE 




































8 BIT INTERRUPT IDENTIFICATION 
NO. GENERATED 
& 




I IS MASK SET?IYFS . I 
-NO 
'~ 
SET UP RST INSTRUCTION 
~ 
~ 
IS INTE TRUE ? NO 
(ARE INT I s ENABLED) 
YES 
'If 
INPUT RST INSTRUCTION 
& 
GENERATE INTERRUPT RELEASE 
-~ 
BRANCH TO RST LOCATION 
[,. 
INPUT FROM ICU FOR 
INT IDENT. NO. 
,,. 
BRANCH "TO .INTERRUPT ROUTINE 
Fig. 9: SEQUENCE OF EVENTS ON OCCURANCE OF AN 
INTERRUPT 
46 
It is situated on the same card as the Interrupt 
Control Unit. It interrupts on level 1 and is 
hence the second highest priority interrupt 
(second only to power fail/restart on level 0). 
The reason for giving the Real Time Clock such a 
high priority is so that the processor will not 
lose time if there is a large amount of interrupt 
activity occurring. An interrupt from the Real 
Time Clock causes a branch to location 10 in memory, 
where the Real Time Clock driver may be found (See 
Chapter 13.3.6). 
For an industrial process a time resolution of 10 
milli-seconds was considered sufficient. Also 
the faster the clock, the greater the percentage 
of CPU time spent in handling it. 
8.3 RAM MEMORY MODULE 
8.3.1 Introduction: 
The unpredictability of .power failure in a volatile 
memory based system can result in a loss of irre-
placeable information. All semiconductor read/ 
write memories are volatile, i.e. information is 
lost when power is removed. In an industrial 
environment the occurrence of a 11 powerfail 11 , even 
if it be of the nature of a short spike, is highly 
probable and ·will result in the loss of semi-conductor 
memory contents. In the industrialized micro-
computer system most of the control program can be 
47 
stored in Read only Memory (ROM) but there are many 
process variables and data that must be stored in 
RAM. Loss of these variables would disrupt the 
entire control program. Intel's 5101 CMOS static 
RAM with its extremely low standby power dissipation, 
typically 25pW, makes it feasible to retain informa-
tion for weeks, using ordinary pen-light batteries, 
in a "battery standby" mode. The use of a simple 
battery subsystem to maintain information greatly 
increases the viability of semiconductor read/write 
memory in a process control system. 
8.3.2 Organization: 
The main elements of the memory module as shown in 
fig. 10 are :-
A. 4 kiloword x 8 bit memory block; 
B. Memory interface hardware; 
c. Battery backup subsystem. 
4 Kiloword Memory Block: 
Each memory module contains 4 kilowords·x 8 bits of 
memory, organized in a block of 32 chips as shown 
in f_ig. 11. The chip used is the INTEL 5101-8 
CMOS RAM as this was the only CMOS memory chip locally 
available at the time. The -8 version gives the 
best price/performance trade-off. They are 
1000 bits/chip organized as 256 x 4 bits, hence 32 






















































































































































































































































































































































































































































































































































































8.3.3 Memory Interface Hardware: 
Interface hardware contains data bus buffering, 
Read/Write control logic, address decoding and 
synchronization logic. The synchronization logic 
is required to slow the 8080 down for the memory 
which has read and write cycle times of 800 nSecs. 
8.3.4 Battery Backup: 
The battery backup system is shown in fig. 10. 
The batteries used are pen light NiCads which are 
under continuous trickle charge. When the memory 
is in the "low power standby mode 11 these batteries 
can supply the memory block for a period of at least 
four weeks. 
The 5101 has two chip enable lines. One of them, 
CE2 may be used to place the memory in the ultra 
low power standby mode completely independent of 
the state of all other inputs. When this line 
(CE2 ) is pulled LOW all internal decoders as well 
as input and output buffers are disabled. CE2 
is maintained in the HIGH state during normal opera-
t~on by tying it to the output of an inverter that 
is forced HIGH. When the 5 volt supply is 
removed the line is pulled LOW by a pull down resistor 
to ground. 
Other precautions taken to ensure integrity of 
memory contents after a power failure are as 
follows :-
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A. The R/W line is held HIGH (Read mode) by a 
pull up resistor connected to the backed u_p 5 
volt supply: 
B. 20 micro F tantalum and 0.1 uF high.frequency 
capacitors are used to decouple the supply from 
short switch-over spikes when the battery 
switches in. 
c. The output buffer control line (OD) is held 
HIGH by a pull up resistor connected to the 
backed up 5 volt supply. 
8.4 PERIPHERAL INTERFACE UNIT 
8.4~1 General: 
The Peripheral Interface Unit is the card containing 
the interfaces to various communication peripherals. 
There are eight interrupt lines allowed to the PIU 
and since each peripheral communicates via an inter-
rupt line, 8 peripherals are possible. In practice 
there may only be 4 peripherals, as a peripheral that 
reads and writes to the processor (i.e. TTY) utilizes 
two interrupts, one for reading, one for writing. 
On the current system only one peripheral, an 
ASR 33 teletype, is used as this is all that was 
available. 
8.4.2 Teletype Interface: 









































































































































































































































































































































































It is a parallel to serial interface utilizing the 
Texas 6011 USART. The link to the TTY is via 
a 20rnA current loop. The battery to provide the 
current is situated in the TTY. For sending and 
receiving information from the TTY the current 
loop is broken by two relays. One for sending 
information, one for receiving information. 
When transmitting to the TTY the 6011 USART converts 
the parallel data from the processor into a serial 
format. When receiving information from the 
TTY the 6011 converts the serial data into parallel 
data and stores it in a buffer register. 
An interrupt is used to inform the processor when 
a word has been received from the TTY and is ready 
in the input buffer. Another interrupt is used 
to inform the processor that transmission to the 
TTY is complete and it is ready to accept another 
word. The teletype driver program (Chapter 13.3.5) 
handles these signals. 
The TTY has been decoded as device Number 5. 
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CHAPTER 9. 
FRONT PANEL UNIT HARDWARE 
DESCRIPTION 
The front panel is a plug on unit intended to be 
used as a hardware and software.debugging aid. 
Once the hardware and software have been debugged, 
the front panel unit may be unplugged from the rest 
of the system and the Industrial Process controller 
can then run entirely on its own. Reasons for 
·adopting this technique are discussed' in Chapter 3 
on the Design Philosophy. Fig. 13 shows a 
block diagram of the unit. 
The front panel unit performs three basic functions 
listed below. For a detailed description on the 
operation and use of the front panel see Appendix D. 
A. Display of Address Bus, Data bus and Control 
signal status: 
All the above signal lines are brought out 
directly to the front panel unit where they 
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are buffered to drive light emitting diods 
(l.e.d's) to indicate their status. The 
link to front panel unit is a short one (less 
than ~ metre) and hence no special buffering is 
done on the processor side. 
B. Manual Control of Processor: 
The processor may be RESET, STEPPED or RUN from 
the front panel. The reset switch basically 
resets the program counter to location 00 and 
provides the simplest means of starting the 
proc~ssor. 
The STEP ·switch allows the processor to be 
STEPPED one instruction byte at a time. The 
RUN switch allows the processor to RUN. 
C. Direct Memory Access Channel: 
This provides a means of direct communication 
with the memory from the front panel unit. 
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CHAPTER 10. 
INDUSTRIAL INTERFACE HARDWARE 
DESCRIPTION 
The industrial interface is distributed over six 
cards in the mainframe. The interface modules 
that have to be constructed are as follows :-
A. 16 Channel Alarm Interrupt Module; 
B. 32 Channel Digital Input Module; 
c. 32 Channel Digital Output Module; 
D. 4 Channel Analog Output Module; 
E. 16 Channel Analog Input Module (2 cards). 
Detailed descriptions of each of these modules are 
given below. 
10.l ASYNCHRONOUS ALARM INTERRUPT MODULE 
10.1.1 General: 
Asynchronous interrupts are essential in the 
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monitoring or control of a real time process. 
They provide the quickest response to contingent 
events which may occur at an unpredictable time. 
The Asynchronous Alarm Interrupt Module shown in 
fig. 14 provides 16 individual isolated interrupt 
inputs with hardware priority. The system 
can support a maximum of four of these cards, 
totalling 64 individual interrupt lines. Each 
line is optically isolated from the process and 
can withstand a common mode voltage of 1.5 KV. 
The input signals can range between 4 and 40 volts 
allowing them to be driven from TTL or relays. 
An interrupt is generated by a positive going edge, 
say from O to 24 v. Signals originating from 
relays or other forms of closing contacts are de-
bounced by means of filters. These filters have 
a time constant of 10 milli-seconds. 
All interrupt lines have different priorities and 
this unit forms part of the second level of the 
hierarchical interrupt structure discussed under 
the Interrupt.Control Unit. 
If masking occurs, all interrupts are masked out 
and any incoming interrupt will be stored and ser-
viced as soon as the mask is removed. 
All 1nterrupts may be manually reset from the front 
panel when the RESET switch is activated. This 
is necessary to remove any interrupts that may occur 






















































































































































































































































































The circuitry of the Asynchronous Alarm Interrupt 
Unit consists basically of input conditioning 
circuitry, interrupt storage register, priority 
and address encoding logic, and interrupt release 
logic and interrupt reset logic. 
A. INPUT CONDITIONING LOGIC 
The input conditioning logic .is shown in 
fig. 14 and consists of an optical isolator 
giving 1.5 kV common mode voltage isolation 
and allowing input signals between 4 and 40 
volts. There is also a bounce filter and 
a Schmitt trigger to make the resulting signal 
TTL compatible. 
B. STORAGE REGISTER 
The interrupt storage register consists of 16 
flip-flops that are used to store the incoming 
interrupts.· 
c. PRIORITY AND ADDRESS ENCODING LOGIC 
·This consists essentially of two chips the 
SN74148, 8-to~3 line priority encoders. Two 
of them are coupled together by means of three 
NAND gates to give a four bit address and an 
interrupt request signal. If two interrupts 
arrive simultaneously, the address of the higher 
priority one is generated and remains until this 
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interrupt is reset. 
address is generate~. 
Then the lower priority 
D. INTERRUPT RELEASE AND RESET LOGIC 
The distinction between the release and reset 
is as follows :-
After an interrupt has been accepted by the 
CPU an "interrupt release" signal IREL is 
generated which resets the appropriate 
interrupt. The reset is part of the 
manual_ System Reset and can be used after 
initial powering up. 
ANALOG INPUT MODULE (Figure 15) 
The industrialized microcomputer system is capable 
of handling eight separate Analog-to-Digital con-
verter (ADC) units. Each unit is treated as an 
internal device. This means that there is 
decoding sufficient for 256 channels per ADC unit, 
- far in excess of what would be required in practice. 
The ADC units are interrupt based· asynchronous devices. 
That is to say, the processor will select a particular 
channel and initialize the converter. The CPU is 
then free to continue with any other task, and when 
the .input signal has been digitized and is ready to 
be inputted, the converter will interrupt the pro-
cessor which can then respond when it is ready. 
This method of treating the ADC asynchronously via 
interrupts was chosen as ADC's have widely different 
















































































































































































































































































































































































































































conversion can result in large amounts of wasted 
CPU time. 
In order to best cope with the problem of large 
conunon mode signals likely to be encountered in a 
.. 
noisy industrial environment the entire analog in-
put front end is floated and takes its reference 
from the process to which it is connected. In this 
way conunon mode voltages of over 250 volts RMS can 
be tolerated. 
For each ADC unit the organization is as follows: 
There is one common equipment module which contains 
all the necessary hardware, except for the multiplexers 
and input signal conditioning. The multiplexer 
and input signal conditioning is then split up over 
a number of separate sixteen channel multiplexer 
cards feeding onto a common analog bus. The 
maximum extent of each multiplexer is 256 channels, 
i.e. 16 card3or modules each of 16 channels. 
The minimal system is then a 16 channel analog input 
system which is contained on two cards, the conunon 
equipment module, and a 16 channel multiplexer. 
The system can be extended in steps of 16 channels. 
The major elements of the Analog Input Module are 
as follows 
A. Signal conditioning circuitry; 
B. A random access relay multiplexer; 
C. A progranunable gain amplifier (PGA); 
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D. A dual slope integrating analog to digital 
converter (ADC); 
E. Isolating and latching circuitry; 
F. Control logic. 
10.2.1 Signal Conditioning Circuitry: 
A single or double section RC filter can be used 
with a breakpoint at lOHz. As most process variables 
have time constants far in excess of this, these 
filters can be used to eliminate spikes or mains 
frequency hum pickup on the signal lines. 
10.2.2 Random Access Relay Multiplexer: (Figure 16) 
Dry reed relays are used to gate the analog· input 
signals to the programmable gain amplifier. There 
are three relay poles per channel. A single 
double pole relay gates the differential input 
signal and a further single pole relay is used to 
gate the GUARD signal. The guard signal refer-
ences the floating analog input to the process. 
This effectively removes the canmon mode signal 
from the amplifie~. The guard must be referenced 
to either the signal HIGH or the signal LOW at the 
source but must never be left unterminated. 
A relay mul ti.plexer was chosen in preference to a 






















































































































































































































A. Very high isolation between channels eliminates 
channel-to-channel crosstalk. 
B. The· ability to obtain very high common mode 
rejection by floating the entire multiplexer 
as it does not need ~ source of power as a 
solid state multiplexer would. 
C. A very low "on" resistance and very high "off" 
resistance. 
D. In an industrial application the limitation in 
switching speed in relays is not a problem. 
E. A MTBF of 100 million operations gives a more 
than adequate lifetime for typical sampling rates 
in process control (usually_ less than lHz). 
In an attempt to minimize hardware and obtain the 
best hardware/software trade-offs, settling time delays 
for the relay multiplexer must be implemented on a 
software basis. A settling time of approximatery 
lmS is required. 
One of the most important considerations in ensuring 
long life in dry reed relays is proper loading. In 
a dry circuit (negligible current) the life of the 
relay will be several billion operations. However, 
with a differential multiplexer with high common 
mode-voltage a problem occurs. The amplifier 
input has a shunt capacitance to ground due to its 
construction. The capacitance is charged by the 
common mode source through the multiplexer relay. 
Exper~ence has shown (ref. 11 ) that this capacitive 
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charging current can reduce reed relay life dras-
tically. Hence, the small resistor that has 
been placed in series with the contacts limits this 
current and may extend the life of the relay. 
Another type of multiplexer configuration considered 
was the flying capacitor multiplexer (See Ref. 12). 
· This method was rejected as it is a form of sample-
and-hold and the value obtained at the time of 
channel selection is an instantaneous one and hence 
the advantage of using a dual slope integrating 
ADC (see Chapter 10.2.4) ~~ lost. 
v:> 
10.2.3 Programmable Gain Amplifier: 
Fig. 17 shows a simplified block diagram of the 
PGA. The amplifier is a differential input direct 
DC coupled amplifier that is isolated from system 
ground and can be referenced to the source by a 
floating guard shield. Input and o.utput cont;r-ol . 
signals are coupled to and from the amplifier by 
optical isolators. The continuity of the guard 
shield is maintained through the amplifier to its 
output where it is connected to the input of the 
ADC. 
The·amplifier is a two stage amplifier. The first 
stage is a differential input to single ended output 
buffer amplifier having unity gain, and capable of 
operating with 100 volt common mode signals. The 
second stage controls the gain. 
Input overvoltage protection is provided to prevent 






























































































































































There are four possible gain ranges which may be 
randomly selected. These are gains of 1, 16, 64, 
128. The £ull scale output voltage is ± 1 volt. 
This is a limitation imposed by the ADC. Hence 
maximum input voltage is + 1 volt. The minimum 
voltage difference which the ADC can detect is 7.8 mV. 
Thus with a gain of 128 the maximum sensitivity of 
the system is 7.8/128 = 61 micro v. The gain 
ranges that are used were chosen to simplify scaling 
of the signals within the processor. Division or 
multiplication by these values amounts to simply 
shifting left or right a number of bits. (They can 
be expressed as integer powers of 2). 
Gain ranging is done under software control in the 
following manner: 
When a channel is selected, the highest gain (128) 
for the amplifier is also selected. If the output 
signal is greater than ± 1 volt the IN RANGE/OUT RANGE 
comparitor will set a hardware flag which is examined 
by the processor. The next lowest range is then 
selected and the same procedure repeated. This is 
repeated until the highest gain is found for which 
the signal is within range. The ADC may then be 
initiated and conversion begins. This method of 
gain ranging was chosen in preference to a fully 
hardware orientated gainranging system in which the 
ranging is done automatically by the hardware as soon 
as the channel has been selected. This again re-
presents an effort to obtain an optimised hardware/ 
software trade~off in which CPU time is better utilized 
with a saving in hardware. This is in fact the 
basic principle of micro-processors in which hardware 
logic can be replaced by software logic. The extra 
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time required to do the gain ranging by software 
(approx. lOOpS) is insignificant compared to the 
total time required for conversion (approx •. 
lOOmSecs). 
As low cost OP-AMP's have been used.in the construc-
tion of the PGA1 offsets do exist. These can be 
trimmed to zero for any one particular gain range, 
but not for all. However, when used with a micro-
computer this effect is not a problem. The off-
sets at any given time can be read by the computer 
by using one channel as a calibration channel. 
The offsets that exist can be noted and subtracted 
from the values read for each particular gain. This 
allows a low cost amplifier to be used without any 
real sacrifice in accuracy. 
10.2.4 Dual Slope Integrating Analog-to-Digital Converter: 
The ADC used is a Datel ERBB eight bit dual slope 
integrating ADC. The ADC is powered from a 
floating supply that is referenced to the floating 
·guard line which is extended through from the 
programmable gain amplifier. Control signals 
to and from the ADC are isolated· from the system 
ground by means of optical isolators. 
The purpose of the ADC is to convert analog signals 
within the range ± 1 volt to an eight bit digital 
word which may then be inputted to the microcomputer. 
The operation of a dual slope integrating ADC is 
described in Appendix E.-
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Reasons for using a dual slope integrating ADC are as 
follows :-
A. The integration period can be set to correspond 
to one 50Hz cycle. This results in a high 
rejection of 50Hz hum or any components of 50Hz. 
B. As the signal that is digitized is the average 
value of the input voltage over the integration 
period the effects of any high frequency noise 
is greatly reduced. 
c. A sample-and-hold amplifier is not required to 
"latch" the analog input at the time of conver-
sion. High quality sample-and-hold amplifiers 
are expensive items. 
10.2.5 Isolating and Latching Circuitry: 
The digitized analog input is isolated by means of 
optical isolators from the system ground. The 
eight bit digital word is latched into a tri-state 
latch feeding onto the data bus. 
10.2.6 Control Logic: 
Control signals to and from the floating analog input 
module are isolated by means of optical isolators. 
There are three important control signals. 
A. IN RANGE/OUT RANGE FLAG 
This is a hardware flag used to indicate whether 
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the output voltage from the PGA is in the range 
+ 1 volt. A dual comparitor is used as shown 
Appendix F. The status of the flag is 
latched and can be read by inputting from device 
10. If the output is out of range the flag 
status is O. In range the flag status is 1. · 
B. START SIGNAL 
The START signal is used to initiate conversion 
on the analog-to-digital converter. As the 
START signal, which is a positive going pulse 
must be coupled through an optical isolator, it 
must have a duration of at least 50 micro S 
owing to the limited bandwidth of the optical-
isolator. A 130 micro S pulse is used and is 
achieved by means of a monostable. 
C. END OF CONVERSION SIGNAL 
The END OF CONVERSIONS (EOC) signal occurs when 
the analog signal has been converted and the 
digital data is ready in the output buffer. 
The EOC signal is used to generate an interrupt 
to the processor. It is also op.tically 
isolated from the rest of the system logic. 
ANALOG OUTPUT MODULE 
The analog output system shown in fig. 18 offers 
a method of satisfying a large number of process con-























































































































































































A. Digital-Analog interface for systems that 
perform hybrid computations; 
B. Direct digital control of analog processes; 
C. Digital controlled test functions that require 
analog voltage inputs; 
D. Drives for display, meters, plotters and oscil-
loscopes. 
The analog output module is based on an eight-bit 
digital-to-analog converter. There are four 
analog channels per module and the system is capable 
of addressing a total of 224 channels. 
There are two possible output configurations. 
A. VOLTAGE OUTPUT: . 
A full scale range of + 4 volts is provided. 
This range was- chosen so as to give a convenient 
scaling factor (1/4) for signals that have been 
received via the analog input system which has a 
full scale range of + 1 volt. Multiplying or 
dividing by four is easily achieved digitally by 
'shifting two bits left and right respectively. 
The voltage outputs are short circuit protected. 
B. CURRENT OUTPUT: 
An industrial standard 4-20 milliamp current 
output can also be used, utilizing the National 
LH0045 two wire transmitter (Ref. 19). 
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The circuitry of the analog output module consists 
basically of :-
A. An eight-bit latch; 
B. a ten-bit digital to analog converter (DAC) of 
which only eight bits are used; 
C. Either a buffer amplifier giving a full scale 
voltage of ± 4 volts or a voltage to current 
converter giving 4-20 milli-amp output; 
D. Channel selection logic. 
10.3.l Architectural Considerations: 
There are basically two possible ways of achieving 
a multichannel analog output system.. See fig. 19. 
A. UNIQUE DAC PER CHANNEL 
In this configuration there is a unique DAC per 
analog output channel. Data is stored in 
the digital mode in a latch. The latches are all 
fed in a multiplexed fashion off the data bus. 
This method is most suitable when there are long 
delays between updating of the analog output, as 
there is no loss or leakage of the signal as it 
is stored digitally. The practical feasibility 
of this method relies on the availability of 
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B. UNIQUE ANALOG SAMPLE .AND HOLD PER CHANNEL 
In this configuration there is one DAC feeding 
directly off the data bus to all channels. 
The analog output of this DAC is then multiplexed 
via a number of Sample-and-Hold elements. The 
multiplexing and storage of analog data between 
updates is done on the analog level in this case. 
This method is most suitable where the analog 
output data is updated relatively frequently and 
hence any droop in the Sample-and-Hold element· 
is trivial. This method of multiplexing is 
most useful where an ultra high accuracy and 
hence expensive DAC is required as only one DAC 
is required. 
In the present system the unique DAC per channel method 
was used for the following reasons :-
A. Low cost DAC's were readily available; 
B. Ultra high accuracy DAC's were not necessary for 
the required applications; 
. C. The relatively high cost of Sample-and-Hold 
elements. 
10.3.2 Isolation Consideration 
The analog output module is the only part of the 
Industrial interface that is not fully isolated from 
the rest of the system. The reason for this is 
that there is no really elegant method of isolating 
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an analog output and still maintaining good accuracy 
and linearity. Optical isolators are far too non-
linear, and although linearization techniques do. 
exist, the linearizing circuitry itself needs to be 
powered from a stable source which is isolated from 
the system. 
Ideally what is required is a separate transformer 
decoupled regulated ± 12 volt supply per channel with 
the supply referenced to the point in the process to 
which that analog output is connected~ This means 
a separate transformer and supply per channel and 
with four channels per card, this is impractical. 
A partial solution would be to have a separate supply 
per card, i.e. per four channels. This imposes· 
the restriction that all analog outputs must run 
the same route to approximately the same point in 
the process so that any noise pick-up will be the 
same on all lihes. 
As neither of these solutions is particularly satis-
factory neither was adopted. Instead the outputs 
are protected from spikes by 11 transtectors" (very 
fast switching zener diodes) which can absorb large 
current spikes for a short duration, as well as a 
fuse for any longer term overloads. 
DIGITAL INPUT MODULE 
The digital input module shown in fig. 20 provides 
8 bit word based digital input capability. Each 
module contains four eight bit channels, i.e. 32 bits· 
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to 224 eight-bit digital input channels, i.e. 1792 
bits on 56 cards. Each bit is optically isolated 
and capable of withstanding l.5kV of corrunon mode 
voltage. Digital input signals can range from 
4 to 40 volts hence allowing for TTL (equivalent 
to 10 TTL loads) or relay sources. 
The digital input channels are not asynchronous but 
are scanned under program control at desired intervals~ 
When any channel is scanned, the current status on· the· 
input lines is latched and inputted to the computer 
for cnmparison with desired values. 
As the digital input channels are scanned at times 
determined by the software and not by the actual 
opening or closing of a relay contact as in the case 
with the Alarm Interrupts, no switch debouncing 
filters have been included as they are now unnecessary. 
The lines are protected against high frequency spikes, 
such as from TTL switching, by the natural frequency 
limitation (20kHzj of the optical isolators. 
The circuitry of the digital input module consists 
of the following elements :-
A. Input conditioning: 
Optical isolators give l.5kV corrunon mode isolation • 
. B. Data Latches: 
Four 8 bit tri-state latches latch the data for 
the various channels and feed it to the data bus 
when a particular channel has been addressed. 
C. Channel Selection Logic: 
This provides an on card decoding of a part of 
8.1 
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the address bus to give one of four 11 e'nable" 
signals to one of the four digital channels being 
addressed. 
DIGITAL OUTPUT MODULE 
Refer to fig. 20. 
The digital output modules provide 8 bit word based 
digital output capability. Each module contains 
four ~ight bit channels, i.e. 32 bits per card.· 
The system is capable of addressing 224·eight-bit 
digital output channels,. i.e. 1792 bits on 56 cards. 
Each bit is optically isolated and capable of with-
standing l.5kV of common mode voltage. 
two output configurations. 
A . RELAY DRIVER: 
There are· 
The output configuration is shown· in Appendix F. 
~he external supply to activate the relay coil 
is supplied by the user. The output transistor 
then switches this supply in or out to control 
the relay. The output can handle up to 50 volts 
and up to 500 mA arrl hence is compatible with 
most industrial relays. 
B. TTL COMPATIBLE OUTPUT 
This configuration is obtained by internally 
strapping the transistor to the 5V rail of the 
micro-processor, thus providing TTL level outputs 
to a system that has a common ground to the 
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processor. This is useful for controlling 
external logic where an external SV. source· to. 
power the output is not available. The maximum 
clocking frequency for the digital output channel 
in this configuration is limited by the switching 
speed of the optical isolator to 20 kHz. 
The circuitry of the digital output module consists 
of four eight-bit data latches, address decoding 
and various forms of output drive as mentioned above. 
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. CHAPTER 11. 
POWER SUPPLIES 
For a process controller operating in an industrial 
environment the power supply is the most critical 
subsection of the system and its immunity to power-
line transients and power dips (brownouts) is the 
single most important factor affecting the overall 
integrity. The power supplies can also represent 
the greatest single cost in the system. Bearing 
these two factors in mind considerable care must be 
taken in organizing power supplies so as to obtain 
an optimum price/performance ratio. 
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If cost were of no relevance a dedicated motor-generator 
set per industrialized microcomputer system would be 
the ideal solution. However, the excessive costs 
involved render this solution unrealistic. 
A number of alternative supply configurations that 
have been considered are discussed below. 
COMPLETE BATTERY SUPPLY (Figure 21 A) 
In this case the complete processor is powered by a 
battery and is never directly connected to the mains 
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Figure 21: 
POWER SUPPLY OPTIONS 
would be required, one to supply the processor 
while the other is being charged. Operation 
would be as follows : 
Battery A is connected to processor, ~ is charged~ 
When A has discharged by a specified amount, B is 
first disconnected from the charger and connected 
to the processor. A is then disconnected from 
the processor and connected to the charger. 
In this way there is never a direct link from pro-
cessor to mains supply. 
Advantages: 
A. Complete mains isolation; 
B. Processor can operate even after a power failure. 
This could be useful for taking emergency measures 
during such an event. 
Disadvantages: 
A. Large amount of maintenance is required in 
battery upkeep, as well as replacing batteries 
after a finite number of cycles; 
B. Fairly large batteries would be required so that 
the battery being charged would be fully charged 
before the battery being used has discharged~ 
This system was rejected on the basis of the above 




often unnecessary to maintain power to the processor 
after the process has shut down due to a power 
· failure. 
STANDBY BATTERY SUPPLY (Figure 21 B) 
In this configuration a battery is charged continuously 
from the AC mains. The battery is connected to 
the processor and switches in if the power fails. A 
variation of this configuration would be to have an 
inverter between the battery and the system. The 
inverter would then generate 220 volts A.C. which 
could be fed to the processor power supplies. 
Advantages: 
A. Good isolation from mains dips (brownouts); 
B. The processor can operate for som~ time after a 
power failure. Power failures of a short 
duration would.go unnoticed and the powerfail/ 
restart routine would be greatly simplified. 
Disadvantages: 
A. It has the same disadvantage as in the previous 
case of careful battery maintenance. This 
makes operation in inaccessible places for extended 
periods difficult. 
REGULATED AND FILTERED AC MAINS. SUPPLY (Figure 21 C) 
This is the system that has been used in the 
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industrialized microprocessor system. The 
supply is derived directly from AC mains. Protec-
tion against the vagaries of supply line noise are 
as follows : -
A. Constant Voltage Transformer: (See Appendix H) 
(1) This gives good regulation against AC dips 
and when used in conjunction with a regulated 
power supply, DC supply can be maintained 
for AC drops as low as 100 volts; 
(2) As the trans.former is saturated at 220 vol ts, 
transient spikes in the supply will not pass 
easily through to the secondary; 
(3) The only disadvantage of the CVT is that it 
is frequency sensitive. Any large devia-
tions from 50Hz can cause the secondary 
voltage to drop. 
B. Line Filters: 
(1) A single pole filter with a breakpoint at 
15 kHz is used to filter any high frequency 
noise from the supply line; 
(2) After the rectifiers in the regulated power 
supplies, high frequency capacitors were 
added to the existing large electrolytic 
capacitors. 
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C. Regulated Power Supplies: 
These were used to obtain + 5 volts and + 12 
volt supplies. A further separate ± 12 volt 
supply is used for the floating analog input 
system. Large electrolytic capacitors just 
before the regulators are used to maintain power, 
after a power failure, long enough for a power-
fail/restart routine to be executed. 
D. Powerfail/Restart: 
A powerfail/restart routine is the only safeguard 
against complete power failures. After a 
"power fail" has been detected the routine can 
be entered and the processor is shut down in an 
orderly fashion with all required variables stored 
in RAM memory with battery backup. Once the 
power has been resumed the 11 restart" part of the_ 








A typical control computer uses ambient air as the 
primary coolant for internal circuit components 
and electromechanical devices. Air from the 
ambient environment is introduced into the unit 
enclosure, routed to the internal component to be 
cooled by natural or forced convection, and is then 
exhausted to the room or computer area. Both the 
ambient air and airborne contaminants are thus brought 
into intimate contact with the internal functioning 
components of the computer system. In most com-
puter systems, control of the basic air properties 
is therefore essential if satisfactory system perform-
ance and life are to be attained. This control 
is achieved by means of air-conditioning which is 
the control of specific air quality including its 
temperature, water content, contaminant level. 
EFFECTS OF AIR PROPERTIES 
Each of the basic properties of the air found in the 
industrial environment can cause temporary or perma-
nent damage to electromechanical or electronic 
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components and subassemblies. The effects of 
temperature, humidity and contaminant level are 
discussed below. 
12.2.1 Temperature Effects: 
Both electrical circuit parameters and dimensional 
stability of mechanical components are affected by 
changes in ambient temperature. These effects 
are often reversible when specified limits are not 
exceeded. The most prevalent effect of thermal 
stress on electronic components is a change in circuit 
impedance which can drastically affect the system 
accuracy especially in the analog subsystem. 
However, the most significant effect of thermal 
stress is the inverse relationship between component 
life and temperature. This is especially signifi-
cant in a low maintenance system. 
12.2.2 Relative Humidity Effects: 
The effects of relative humidity of the ambient air 
are usually subjunctive, that is, the cause and effect 
relationship is usually indirect. Actual changes 
in ~elative humidity cause very small changes in 
circuit parameters. More important are sustained 
humidity levels in the range 0-20% and/or 60% and 
higher. 
In the 0-20% .range static electrical charges can 
easily be built up when contact is broken or friction 
exists between two surfaces. System malfunction 
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can then be caused by the coupling of spark energy 
into electronic circuits. 
In the 60-95% range the effects on airborne contami-
nants that are soluble in water or desiccant materials 
(absorb moisture) become pronounced and can cause 
severe corrosion of metal contacts. Another result 
of excessive humidity is degradation of common mode 
rejection performance as a result of reduced leakage 
impedances in the analog input subsystem. 
12.2.3 Airborne Contaminants: 
12.3 
There are'two categories of airborne contaminants,· 
particulates and corrosive gases. The latter are 
extremely common in industrial processes and the · 
former, when combined with a high humidity can also 
form corrosive solutions. The result of both 
of these is extreme corrosion of metal contacts such 
as edge connectors, and the degradatiqn of insulating 
materials. 
THE SOLUTION ADOPTED 
The ~ndustrialized Microprocessor System is designed 
to operate as close to the process as possible and 
hence will not have the protection of an air-condi-
tioned computer room to protect it from the environ-
ment. An alternative solution, that has been 
adopted to protect the system has been to house it 
in a completely sealed crate. This solves the 
last two problems mentioned above., i.e. relative 
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humidity and airborne contaminants, but aggravates 
the problem of cooling. 
An attempt has been made to keep the general cooling 
requirements to a minimum by the use of Low Power 
Schottky logic wherever possible. 
In order to maintain the system as close to ambient 
temperature as possible and to prevent hot spots 
from occurring anywhere within the crate, a number 
of precautions have been taken. There are two 
fans inside the sealed crate. They are used to 
circulate the air for two reasons. Firstly, so 
that no hot spots occur in the crate, and seconqly, 
so that the moving air continually comes in contact 
with the walls and especially the roof of the crate. 
It is through the walls and roqf of the crate that 
the main dissipation of heat occurs. The roof of 
the crate is made up of finned heat-sink to aid heat 
dissipation. The heat is transferred to the roof 
and walls by conduction and then radiated to the 
atmosphere. In order to facilitate the radiation 
the crate can be spray painted mat black. Naturally 
this only works in the situation where the ambient 
temperature .is lower than that within the crate. 
If the system is operating in a very high ambient 
temperature a shiny reflective surface would be most 
suitable. In these conditions some sort of 
refrigeration would be necessary such as the use of 
thermoelectric heat pumps. Heat pumping at more 
than 200 BTU/hr is possible with a single thermo-
electric element (ref. 9 ) . 
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SECTION III. 





The industriaiized microprocessor system is intended 
to be a generalized industrial instrument capable 
of operating in any industrial process. As a 
result the writing of specific application software 
is not a part of this project. The software 
written must be purely to demonstrate that the system 
is capable of supporting such specific application 
programs and that the hardware is capable of executing 
them. 
Details of the software system used for the develop-
ment of the routines described below can be found in 
reference 10. 
Sou~ce programs were prepared using the MOS EDIT 
routines on the Varian 620i mini computer and assembled 
using a Fortran based cross assembler to produce an 
object tape of 8080 machine code. These object 
tapes were then loaded into the microprocessor system 
via a teletype reader. 
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In order to demonstrate the viability of the system 
two types of software routines have been written. 
They are :-
A. General Utility Routines; 
B. Hardware Driver and Exerciser Routines. 
The utility programs are situated at the top of 
memory. The first 100 (octa-1) locations are 
devoted to interrupt handling. The space between 
these is used for the general programs. 
map is shown in fig. 22. 
A memory 
A general description of the routines is given 
below. 
GENERAL UTILITY ROUTINES. 
These are programs which facilitate the handling 
of software in the processor. They are not 
actually part of its function as an industrial con-
troller/data logger, but are essential in making the 
pure hardware a viable intelligent system. These 
utility routines allow programs to be loaded into 
the processor and debugged and run from the teletype. 
The routines developed are as follows :-
A. Bootstrap Loader: 
This loads the Binary Loader into the micropro-






















B. Binary Loader: 
This routine loads any program into the processor. 
C. 8080 AID System: 
This is an AID type debugging program giving 
complete access and control of any program in 
memory from the teletype. 
General descriptions of these programs are given 
below. 
13.2.l Bootstrap Loader: 
The main bulk of this program is located in the top 
40 locations in memory and is loaded via the front 
panel DMA channel. There is also a teletype 
handling routine in locations 50 to 57 and program 
initialisation in locations O to 10. 
The object of the Bootstrap is to have a short pro-
gram that can be easily loaded manually into the 
processor. This program will then read in the 
unformatted Binary Loader program. In order to 
keep the Bootstrap as short as possible no error 
checking is done and the Binary Loader tape is in 
an extremely simple format. Once the Binary 
Loader has been loaded into memory it can be used 
to load larger programs which have the normal Assembler 
output format and with error checking. 
13.2.2 Binary Loader: 
This program is loaded by the Bootstrap from the 
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teletype into memory and occupies the 204 (Octal) 
locations below the Bootstrap. The object. of 
the Binary Loader is to load programs from the tele-
type reader into memory. The Binary format of 
these paper tapes are the output format of the 
Macro - Assembler MAS (ref. 10 ) . Normal parity 
error checking is performed on the loading of these 
tapes. 
The Bootstrap program itself exists in an unformatted 
form on a paper tape. This is necessary to keep 
the Bootstrap Loader simple. The Binary format 
of the Bootstrap tape is as follows : 
All the instructions of the Binary Loader are listed 
consecutively on the paper tape in binary. There 
are no addresses or parity checks. The start 
address of the Binary Loader is known to the Bootstrap 
and it simply loads each binary word from the paper 
tape in consecutive locations. A successful load 
is recognised by the processor halting at the end of 
the tape. 
The Binary Loader performs three different error 
checks : 
A. Checksum error check; 
B. Correct start of data block character; 
C. Correct end of tape character. 
If one of the above errors is detected while loading 
the processor prints a number corresponding to the 
error type and then halts. 
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13.2.3 8080 Aid System: 
The 8080 AID System, FAID, is a software routine that 
facilitates the loading of programs and the execution 
and debugging once in memory. FAID was developed 
to run on the Developmen·t System described in Sec-
tion 7. Details of the nature and development of 
this routine can be found in Ref. 8. 
Changes that have occurred between the Development 
System and the current system, such as changes in 
the teletype driver have resulted in the necessity 
to modify the input/output/sub-routines in FAID. 
A brief, description of the nature and capabilities 
of FAID is given below. 
FAID has been written to occupy one kiloword of ROM 
and as a result has completely separate instruction-
and data-banks. However, as the current system 
has only Read/Write memory, this restriction is 
unnecessary. The current version of PAID lies at 
the top of memory below the Binary Loader. 
PAID is made up of two distinct parts. The first 
contains the directory, which does no more than wait 
for a command from the teletype. On receipt of a 
valid command control is transferred to the required 
routine in the second section. 
The second section contains all the rountines available 
to PAID. Most routines return to FAID once they 
have performed their function. The following 
routines exist for FAID: (for details see ref. 8.) 









B. Display/change a register; 
c. Search memory; 
D. Initialize memory; 
E. Visual Dump; 
F. Trap through a program; 
G. Execute a program; 
H. Binary Load; 
I. Binary Dump. 
The original FAID also contained a Binary Loader and 
Dump. These have both been removed from the current 
version. The Binary Dump was removed as it was 
considered an unnecessary featureand also to save 
memory space. The Binary Loader was removed as 
it was originally written to load paper tapes with 
a different binary format to that which is currently 
used. The Binary loader used at present is the · 
one described in 13.2.2. 
DRIVER AND EXERCISER ROUTINES 
These programs have been written for two specific 
purposes :-
A. To test a specific section of the iystem hardware 
and ensure that it interacts validly with the 
rest of the system; 
B .. To develop drivers for the various input/output 
modules and peripherals, which can then be used 
in any data logging or control program. 
Drivers are software routines that enable the I/O 
modules to operate and are very closely linked to 
the hardware design of the system. 
I 
Most of the· routines contain a simple output routine 
which visually displays results or readings taken 
by the exercising program. No attempt has been 
made to format this information in any sophisticated 
way as it would unnecessarily increase the length and 
complexity of the exercising program. 
13.3.1 Analog Input Module Exerciser: 
This program.is designed to fully test all the hard-
ware in the Analog Input Module. This includes 
the relay multiplexer, the Programmable-Gain Ampli-
fier (PGA) and the Analog-to-digital converter (ADC). 
It also tests the interaction of the Module with the 
rest of the system. The program has been written 
to take one analog reading and output the digital 
value of the input voltage as well as the gain setting 
of the PGA to the teletype. To read again a RESET 
must be generated (by activating the RESET switch on 
the front panel). The program can be made to read 
continuously by simply changing the halt instruction 
at the end to a branch to location 00. The program 
is made up of a driver for the ADC and a simple out-
put routine. 
A . ·ADC DRIVER: 
Owing to the long conversion time of the ADC, it 
is not desirable to dedicate the processor to the 
Analog Input Module when an analog channel is to 
be read. Instead, during the 100 milli-seconds· 
that the converter is busy, control is returned to 
the main program. Conversion is initiated by 
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subroutine ADCl which first selects the desired 
n 
channel, does the autoranging on the PGA, and 
then starts the conversion. An exit is made 
from the subroutine to the main program. 
Cl ,, 
After the 100 milli-seconds the Analog Input 
Module generates an interrupt which sets a flag 
to indicate that the conversion is complete and 
the data is ready. At the discretion of the 
main program subroutine ADCIN is called. This 
tests the.flag to determine if the conversion is 
complete. When the conversion is complete, 
it inputs and stores the data. 
B. ADC OUTPUT ROUTINE: 
This routine is used to visually indicate the 
correct operation of the Analog Input Module. 
The print out is to the teletype and consists of 
the following information : 
(1) The gain setting on the PGA: 
(2) The polarity of the input voltage: 
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(3) An octal number equivalent of the input voltage. 
A typical print out is as follows : 
064 * -327 1\"' >[octal number representing input 
voltage . 
polarity of input voltage 
"multiplied· by" 
PGA gain setting. 
13.3.2 Alarm Interrupt Module Exerciser: 
This routine checks the alarm interrupt unit for 
valid operation. It consists of two parts. 
Firstly, a.driver which locates the required alarm 
routine after an interrupt has been received. The 
alarm routines in this case are simply output routines 
to the teletype and constitute the second part of the 
exerciser routine. 
A. DRIVER: . 
The driver routine accepts an interrupt from the 
Alarm Interrupt Module, stores all the current 
program information such as the registers and 
program counter on the stack, identifies the 
interrupt, and then branches to the required 
alarm routine. As the Alarm Interrupt Module 
may be expanded to 64 interrupt lines a routine 
is required that will rapidly identify the inter-
rupt. If a straightforward search is made 
through a table to identify the interrupt some 
interrupts will be serviced quicker than others, 
depending on their position in the lookup table. 
This is unsatisfactory and an alternative method 
is used which gives equal identification times to 
all alarm interrupts. The identification time 
is shorter than the average identification time 
in the previous method. In this method the 
eight bit number received from the Interrupt 
Control Unit that corresponds to the interrupting 
channel is used to form part of the address of a 
jump instruction. On branching to this address. 
the processor will find the address of the required 
alarm routine. The advantage of this method 
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is that the entire driver may be located in 
ROM with the addresses of the alarm routines 
forming the only variable to be stored in RAM • 
. B . OUTPUT ROUTINE: 
The alarm routines for the exercising program are 
simply output routines to the teletype. In 
the exerciser the main program consists of out-
putting a. string of 11 @11 to the teletype. When 
alarm interrupts are received the following output 
to the teletype occurs : 
INTO types out ten O's 
IN Tl types out ten l's 
INT2 types out ten 2's 
INT3 types out ten 3's 
With this output format the ability of a higher 
priority alarm to interrupt a lower priority alarm 
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routine can clearly be demonstrated. For example 
if INT2 i~ busy typing 2's and higher priority 
alarm INTO interrupts, it will stop typing 2's 
and type 10 zero's and then return and complete 
the required number of two's. 
13.3.3 Analog Output Module Exerciser: 
The analog outputs do nbt require a driver routine. 
Only one machine code instruction (OUT) is required 
to output the contents of the accumulator to the 
digital-to-analog converter (DAC). The DAC accepts 
2's complement coding on the digital input to obtain 
positive and negative output voltages. 
The analog output module exerciser runs together 
with the analog input module exerciser described 
in Section 13.3.1. The digital input from the 
ADC is first normalized by dividing by the gain of 
the PGA. As the gains of the PGA in octal are· 
1, 20, 100, and 200, this division is obtained by 
shifting the eight bit word, O, 4, 6, and 7 places 
to the right respectively. The normalized octal 
equivalent of the analog input voltage is then con-
verted to twos complement and output to the DAC where 
it can be monitored by an oscilloscope or voltmeter. 
13.3.4 Digital Input/Output Exerciser: 
The digital inputs and outputs are so simple that 
drivers are unnecessary. To input or output a 
digital word, only 1 machine code instruction is 
r eq u ired , i . e • 
OUT 50 
This will output the 8 bit contents of the accumulator 
to device 50. 
However, a simple program was written to test the 
digital Input/Output and is described below for the 
sake of completeness. 
The eight bit word that is input from or output to 
the digital channel is also output to the TTY in 
binary format. If the word 0307 is input the 
TTY will print 
DI 11000111 
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Similarly for digital outputs, with DO preceding 
the 8 bit word. 
13.3.5 Teletype Driver: 
The teletype driver consists of an interrupt hand-
ling routine and an Input/Output routine. The TTY 
interface is designed for an interrupt based Input/ 
Output. The teletype driver consists of a sub-
routine TFLAG which sets the appropriate input or 
output flag, and input and output routines TYIN and 
TYOUT respectively. 
A. INPUT: 
When a character has been received from the 
TTY an interrupt is generated which causes a 
branch to subroutine TFLAG which will set the 
input flag. An exit is made to the main pro-
gram. At the discretion of the main program 
the input subroutine TYIN can be called. This 
subroutine first checks the status of the input 
flag. If the flag has been set it knows that 
a word has been received and is ready to be 
input. If the flag is reset it will wait 
until the flag is set. Once the flag has been 
set it will input the word from the TTY, reset 
the input flag, and return to the main program. 
B. OUTPUT: 
This is the converse of the input operation. 
If the flag is reset it means that transmission 
of the previous character is still underway and 
it must wait. When transmission to the T.TY 
ceases and the TTY is ready for the next charac-
ter, an interrupt is generated. This causes 
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a branch to subroutine TFLAG which sets the 
output flag and then returns to the main pro-
gram. At the discretion of the main pro-
gram the output routine.TYOUT is entered. 
The output flag is first checked and if it is 
set (the TTY is ready to receive another charac-
ter) then the word is outputted. If not, it 
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waits for the output flag to be reset as mentioned 
above. Having output the word the output 
flag is reset indicating that transmission is 
underway. Control is then returned to the 
main program. 
13.3.6 Real Time Clock Driver: 
There are two possible modes of operation of the 
real time clock :-
A. As an interval timer 
B. Time of day clock. 
Software for a priority structured multiple interval 
timer has been developed elsewhere (ref. 10 ). 
(1) DRIVER 
A routine for a time of day clock was required. 
The real time clock interrupts the processor 
every 10 milli-seconds. This causes a 
branch to subroutine TODC, the time-of-day-clock 
drivei. The time-of-day clock consists of 
four eight bit words. The highest order 
word contains the hours, the next minutes, 
the third seconds. The last word is 
incremented every time the RTC interrupts, 
that is, every 10 milli-seconds. When 
this byte contains 200 (octal) it is z~roed 
and the seconds byte is incremented. · · Simi-
larly when the seconds byte equals ~~octal) 
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it is zeroed and the minutes byte in incremented. 
The hours byte is incremented when the minutes 
byte is equal to j}f (octal) • As it is a 24 
hour clock, the hours byte will count up to 28 
- (octal) before being zeroed. 
The clock is initialized ·by loading the three 
memory locations representing the hours, minutes 
and seconds bytes with the current time. The 
fourth. byte is zeroed. The system can then 
run and the correct time will be maintained. 
(2) OUTPUT ROUTINE: 
The time of day is printed every 30 seconds 
on the teletype as follows :-
HH MM SS 
. ·~ 
SECTION IV • 
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Viewing the hardware system in retrospect, a number 
of valuable insights can be obtained. The rapid 
advancement of microprocessor and related technolo-
gies over the last year has perhaps made certain of 
the aspects of the hardware appear redundant. 
However; a lot of valuable know-how has been generated 
by building the system from the basic elements. 
The three hardware aspects of the system, that is, 
the microcomputer, the front panel unit, and the 
industrial interface are reviewed below. 
MICROCOMPUTER 
The architecture of the microcomputer part of the 
system is distributed over four separate cards. 
Th.l,.s architecture may be questioned as being the 
most suitable. Certainly it achieves the original 
goal of flexibility but with the wisdom of hindsight 
it can be seen that a more efficient architecture 
would be a single card microcomputer system complete . . 
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with peripheral interface and limited decoding (similar. 
to INTEL SDK 80 kit). If expansion to a larger 
system is required then a "SYSTEM EXPANDER" card 
with full I/O decoding. could be added. The advan-
tage of this format is that when configured as a 
small system (say two I/O modules) hardware overheads 
for the microcomputer are limited to a single card. 
14.1.1 Intel 8080 CPU: 
Since the time when the 8080 was selected a vast 
number of microcomputers have become available that 
would be quite capable of doing the job. However, 
no one of these has proven to be in any way superior 
to the 8080, and a number are a lot worse for reasons 
ranging from poor instruction sets to poor vendor 
support and availability. 
There is also a trend by which the 8080 is becoming 
the unofficial industry standard. At the last 
count there were 6 manufacturers of 8080's (AMD, NEC, 
TI, Siemens, National, Intel). Also, most of the 
early industrial microprocessor projects were based 
on the 8008 (ref. 13 ) and hence there is a trend 
when updating these systems to go to the 8080 as much 
of the software is then compatible and hence of. the 
popular 8 bit microprocessors the 8080 has made the 
greatest penetration into the processor control world 
(ref. 14 ) • The 8080 has also proven its elf to 
be ·an extremely reliable chip and tests indicate that 
failure rates are as low as 0.04% per 1000 hours at 
a 90% con£idence level (ref. 15 ) ; 
In view of these facts it is felt that the 8080 was 
a highly successful choice for the microprocessor. 
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14.1.2 Memory System: 
The CMOS memory (INTEL SlOl's) has proven to be 
extremely successsful in providing non volatile 
memory storage. This is done by means of battery 
backup for the memory chips. Battery life appears 
to be close on shelf life of the batteries. In 
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the two months that 2.5 kilowords of memory were backed 
up by pen light batteries there was no detectable 
drop in battery voltage. 
However, once the control program has been written and 
debugged commitment to EPROM is the best solution in 
view of the incorruptible nature of EPROMS. In 
this system EPROMS were not used as the system was 
not intended to be used in any specific control 
application and hence a specific control program 
could not be written. 
14.1.3 Interrupt System: 
The use of interrupts in an industrial microprocessor 
system is a double edged sword. Vastly improved 
CPU utilization can be obtained for the price of 
increased software complexity. The alternative 
to an interrupt based system is. one in which "SENSE" 
loops are used such as on the VARIAN mini-computer 
(ref. 16 ). For a large scale process control 
microcomputer this would be a highly impractical 
s~tuation. However, for a small scale dedicated 
microcomputer system it becomes worth consideration. 
If the microcomputer system is used only in applica-
tions of direct digital control, or data logging 
then an interrupt based I/O can be dispensed with. 
In a supervisory capacity interrupts are essential 
to any process control computer unless its task is 
small enough that the delay in detecting a change 
of state on any input is sufficiently short. The 
handling of peripherals such as a TTY could also be 
done without recourse to interrupts. 
However, in the 8080 and with the current ICU the 
increase in software complexity is small and the 
advantages of improved CPU utilization outweigh the 
advantages of the "SENSE" loop type of system. As 
this system is a generalized system and does not 
have a predetermined role it is essential that an 
alarm interrupt facility be provided. 
14.I.3 Communication Peripherals: 
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The system has facilities for up to eight peripherals. 
Only an ASR 33 teletype was used as this was immediate-
ly available and had the advantage of providing a 
keyboard, printer and paper tape reader and punch 
in one unit. For industrial use a more ruggard-
ized form of printer such as the Spectronics TP20 thermal 
printer would greatly facilitate the loading of long 
programs. A punch is not really required. Some 
means of mass data storage may be required however. 
There are two possible ways of achieving this. 
on·e is to link the microprocessor system to a 
supervisory minicomputer if one is available and 
u~e the mini's mass data st6rage facilities e.g. 
disk or magnetic tapes. The second is for the 
microprocessor system to have its own mass data 
storage peripheral such as a cassette recorder or 
floppy disk. Serial links to either the mass data 
storage device or the minicomputer are the most 
14.2 
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suitable in view of reduced cabling and noise 
pickup. 
FRONT PANEL UNIT 
The front panel unit performed very well and gave a 
wide range of control over the system. A facility 
well worth considering and which would serve as an 
aid to software debugging is a hardware trap. This 
would allow the user to trap from one location in 
memory to another without having to single step 
through the instructions byte by byte. 
INDUSTRIAL INTERFACE 
The industrial interface achieved the goal of being 
a low cost interface of suitable reliability and · 
flexibility to test the viability of a microprocessor 
system in industry. Many other interface modules 
could have been built but the basic analog and 
digital input and output modules were considered 
sufficient. 
An evaluation of the various modules is given below. 
14.3.l Analog Input Module: 
Isolation of the floating front end of this module 
was good and millivolt signals could easily be measured 
with 260 volts RMS common mode noise. 
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The current ADC system used, dual slope integrating 
unit, gives very good noise immunity but has the 
problem of bei'ng extremely slow, with a maximum 
sampling rate of ten samples per second. This is 
adequate for certain data Jogging applications and 
extremely slow industrial processes. However for 
processes where direct digital control is required 
a faster successive approximation ADC sampling at 
say 100 samples/sec. would best be used. For 
example it has been recommended that for a micro-
processor based batching system an ADC converter 
speed of at least 100 microseconds is required 
(ref. 1 7 ) • 
An analog input module demonstrates clearly one 
advantage of a microprocessor based system: That 
of replacing hardware logic by software control. 
Firstly the Programmable Gain Amplifier. The auto-
ranging in many systems (e.g. RTP) is done by means 
of complex hardware. In this system the autoranging 
is done successfully under software control and adds 
at most 100 microseconds to an ADC conversion time 
of 100 milli-seconds. Secondly, the PGA is ·a low 
cost device and has inherent offsets on the output. 
This .does not affect the accuracy of the system, 
because, under software control, the offsets may be 
input and subtracted from the qctual readings taken 
later with the result of no loss in accuracy. 
14.3.2 Analog Output Module: 
There is the question whether 8 bits (seven bits 
plus a sign bit) is sufficient accuracy for the 
analog output. The seven magnitude bits give a 
resolution of 0,78%. As the system is a 
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generalized ·one and has not been designed for a 
specific process, accuracy requirements cannot 
really be evaluated. The current system _establishes 
the workability of the analog output module. If 
greater accuracy is required it can be obtained by 
outputting two bytes of data to each DAC module thus 
achieving up to 16 bit accuracy. This can be 
implemented in two ways. Firstly, by treating 
each DAC as two devices and outputting first the 
high order data to the one device and then the lower 
order data to the seccnd device. This has the 
disadvantage of halving the number of DAC modules 
that can be addressed, but would be simple to imple-
ment hardware wise. The second approach would 
involve more complex hardware. This is to output 
both bytes of data to the same device address but 
to decode by extra hardware which byte is high order 
and low order. In the interests of reduced hard-
ware and better CPU utilization the first approach 
is the most suitable. 
14.3.3 Alarm Interrupt Module: 
An asynchronous link to the process is essential 
in any process controller where supervision is 
required. The only time interrupts could be 
115 
dispensed with, is if the microcomputer system is dedi-
cated to a small process, and services each channel 
with sufficient frequency that a change of state will 
be detected within the required time limit. For 
any processor handling more than one complex, or 
time consuming task, interrupts to an alarm task is 
essential. 
The input co"ndi tioning circuitry of the Alarm 
Interrupt Module was tested up to 260 volts common 
mode voltages and found to work satisfactorily. 
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14.3.4 Digital I/O Modules: 
14.4 
Both modules were tested for isolation to 260 volts 
and found to work satisfactorily. In a process 
there may be applications where digital I/O configu-
rations, other than what has been built, are required. 
However, the current configuration was considered 
sufficient for testing the viability of the system. 
GENERAL HARDWARE 
There are three other aspects of the hardware which 
need to be evaluated. They are given below. 
14.4.1 Back-Plane Wiring: 
A non-standard back-plane was used. The advantage 
being that it is the most economical on the number 
of edge-connectors required. It has the disadvan-
tage that each card in the system must go into a 
particular slot. A more ideal solution would have 
been to have standard back-plane wiring for the 
industrial interface section of the system, thus 
allowing any I/O options to be used in any slots. 
The microcomputer section which does not alter 
could remain as it is. 
14.4.2 Low Power Schottky Logic: 
The LS TTL proved to be extremely easy to design 
with and if prices drop it could quite easily usurp 
the role of TTL in digital systems. The low power 
requirements and dissipation were largely instrumental 
in allowing the use of a sealed crate to house the 
system. For the entire system only 90 watts of 
power is consumed and very little heat is generated. 
14.4.3 Power Supply: 
Tests conducted in the laboratory indicate that the 
power supply. is extremely immune to supply line 
noise. The constant voltage transformer allowed 
the system to operate satisfactorily with AC supply 
voltages as low as 100 volts RMS. The circuit 
in fig. 24 was used to induce spikes on the supply 
line. Opening and closing switch Sl causes 
current surges through the inductor L which cause 
voltage spikes on the supply. The system could 
not be made to fail by this method as the spikes 
were sufficiently attenuated by the CVT and the 














The aim of this project is to build an industrialized 
microcomputer system. The system is not designed 
for any specific process and hence the software 
developed is not specific application control or 
data logging programs. The system must, how-
ever, be capable of supporting any such programs. 
Work on a software development system to aid the 
development of such programs has been done elsewhere 
(ref. 10 ) • 
The software that has been written has been to assist 
in the development and validation of the hardware 
and in this respect it has been successful in its 
objectives. 
The software consists of two types of routines, 
drivers for the various I/0 modules and peripherals 
and General Utility Programs to assist in this 
de.velopment. 
These are evaluated below. 
GENERAL UTILITY ROUTINES 
These routines were prerequisites to the development 
of any other software. They allow the programs to 
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be loaded into memory and once loaded, to be 
debugged or run from the TTY. The bootstrap 
routine and Binary Loader were used successfully 
for loading programs. The most important of 
the utility routines is the 8080 AID program FAID. 
This gave complete control of the program to the 
TTY once the program had been loaded and was found 
to be almost essential when debugging long programs. 
Ideally, FAID should have been on an EPROM with 
only a small data bank in RAM as this would have 
prevented any possible corruption of the program. 
This is true of the Bootstrap and Binary Loader as 
well. 
Although FAID will fit into less than 1 kiloword of 
memory, it is extremely versatile and greatly 
improves the viability of the system. 
DRIVER AND EXERCIZER ROUTINES 
The exercizer routines were successful in aiding 
in the debugging and development of the various 
I/O modules. The programs were fairly simple 
so as not to confuse hardware and software bugs 
during the debugging process. 
A lot of use was made of the TTY driver which was 
found to work well. The drivers for the Analog 
Input Module and Alarm Interrupt Module worked 
satisfactorily but with more specific applications 
in mind,variations to these drivers may be found to 
be more suitable. For example, if only a few 
Alarm Interrupts are to be used a simple search 
through a table may be a better means of identifying 
the alarm program than the more generalized routine 




There were two basic objectives in the motivation 
for the development of this industrialized micro-
processor system. Firstly and fundamentally, 
there was the need to develop know-how in the fi.eld 
of microprocessors and their industrial application. 
The second objective, which is really the way in 
which the first manifested itself, is to establish 
the viability and capabilities of a microprocessor 
in an industrial process control application. 
In order to do this, that is, to fully investigate 
the capabilities of microprocessors the system that 
was built was based on three basic design criteria. 
These are :-
A. The basic requirements of industrial reliability 
must be met. 
B. The system z:nust be flexible enough in its archi-
tecture to investigate the viability of the 
system in its various configurations. 
C. The system must be designed for low maintenance 
and minimum operator interaction~ 





The real acid test of any industrial system is 
whether it will operate in the conditions under 
which it is meant to actually work. That is in 
an industrial process. However, circumstances 
prevented this from actually being done and so 
doubt may validly be cast on the true industrial 
reliability of the system. However, tests were 
run under laboratory conditions to simulate what 
was considered to be the three main sources of 
industrial noise. ·These are "pick up" of common 
mode noise of the signal lines, supply line noise 
and noise induced by EM radiation. Tests carried 
out indicate that the system does have a high 
degree of noise irrununity. The system could not 
be made to fail or malfunction when noise was in-
duced simultaneously on the s~pply line and the 
signal lines. Immunity to electro-magnetic radiation 
was tested qualitatively by wrapping the leads of an 
arc welder running at 120 amps around the processor 
and then welding a piece of scrap iron while a short 
program was run repetitively in the processor. The 
system could not be made to fail under these condi-
tions. Although these tests do not guarantee 
faultless performance of the system when exposed to 
the often unpredictable vagaries of industrial noise, 
they do indicate that the system does have an 
inherent degree of noise immunity. 
FLEXIBILITY 
The purpose· of designing an architecturally flexible 




as a minimal 11 bare bones" system or as a fully 
expanded system with a large amount of memory or 
I/O. It is in this field that perhaps the project 
was most successful. That is in indicating what 
the sensible limits of a microprocessor system ought 
to be. The system constructed can support an 
extremely wide range of I/O. Analog and Digital 
inputs and outputs are available and decoding is 
available for up to 65k of memory as well as 1000 
analog input channels and hundreds of digital I/O 
channels. However, a price is paid for this 
flexibility, that of hardware overheads. The hard-
ware required to support such a large system becomes 
a liability wheh only a small system is actually 
required. In the present system the basic micro-
processor, which would be required for any amount of 
I/O, is four cards. This is too much. The entire 
microcomputer, and peripheral. interfaces should be 
on one card. The only extension to the microcomputer 
should be in the form of memory cards. 
The basic mistake in the approach to the current 
microprocessor system is to treat it as a downgraded 
mini-computer with associated flexibility. The 
forte of the microprocessor lies in its ability to 
b~ used as an intelligent dedicated device, and this 
must be reflected in the hardware architecture. 
One microcomputer system should not be trying to 
compete with a mini computer by being so flexible 
that it can be expanded to handle 1000 analog inputs. 
Software wise this is unrealistic. The Industrialized 
Microprocessor System must have limited I/O size. 
Say three I/O cards, from which may be selected the 
analog and ~igital I/O options. If more I/O channels 
are required then another microprocessor system 
must be used. This viabil.i ty for multiple 
16.3 
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dedicated systems is a big advantage of microprocessors. 
These multiple distributed systems need not in fact 
be spatially distributed but could all plug in as 
units to a common crate with interprocessor links. 
On the other hand spatial distribution is equally 
acceptable. 
Thus it is in the sphere of establishing the size 
and nature of microprocessors in industry that the 
greatest learning in the project occured. Although 
the current system is based more on the concept of 
a downgraded mini computer than' on the concept of 
small scale dedicated distributed systems mentioned 
above, the project can still be regarded as success-
ful as it stimulated the evolution of ideas to their 
current form. 
BLACK BOX APPROACH 
As mentioned in the section of Aims of the project 
(Chapter 3.3) an attempt was made to create a system 
with minimal maintenance and operator interaction. 
The usual human interface associated with a computer 
were dispensed with. This is consistent with the 
approach that the microprocessor system must not be 
considered as a computer system. It is more an 
intelligent controller/data logger, an instrument 
operating close to the process. Once the system 
is operating correctly the only interaction is to 
initiate programs or alter program parameters. This 
can be done either via a remotely located keyboard 
or central computer, hence no actual control switches 
are required directly on the system. This gives 
an added security advantage, for there are no switches 
or huttons to be tampered with once the system is 
running. When installing the system on a plant 
little attention need be given t_o accessibility as 
all the required access can be done remotely. 
16.4 
Should the microprocessor system fail access can 
then be obtained to busses and control lines via 
a plug on debugging front panel. This frorit 
panel is not unique to any microprocessor system. 
In its present form the system can only be initiated 
on site by RESETting and RUNning the system from the 
front panel .. A more ideal situation would be a 
single twisted pair running from the microprocessor:) 
system to a central control point. The micropro-
cessor may then be initiated remotely. 
Besides the signal lines connecting the microprocessor 
system to the process, only two twisted pairs to a 
central location would be required. One a serial 
link to a keyboard and printer or mini computer, and 
secondly a line to initiate the system. 
THE ROLE OF THE MICROPROCESSOR IMPACT 
ON INDUSTRY 
The problem with microcomputers at their present 
stage of evolution is that anything that can be 
written about them is obsolete by the time the ink 
has dried on the paper. This rapid rate of 
development makes standardization very difficult 
or even undesirable as standardization can act as 
a brake on new ideas, although it makes good economic 
sense. 
However, some attempt must be made to see a pattern 
and to define the role in the industrial process 
control world to which microprocessors are most 
suited. 
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At the top end of the scale are the large process 
control computers. At present the microprocessor 
is not a challenge to these and may never be one. 
At the bottom end of the scale is the programmable 
logic controllers and data logging instruments. 
The microprocessor system is not needed h~re. 
But between these extremes is a large. loosely de-
fined area where the capabilities of a full scale 
mini computer are unnecessary but whe:r:e the control 
algorithms are too complex for the limited program-· 
ming capabilities of the programmable logic control-
lers. This is where the microprocessor system 
in its present state belongs. In small scale 
dedicated control of complex processes. 11 Small 
scale", in the sense that no single microprocessor 
should attempt. to do too much. If more control 
loops are required, add another microprocessor. 
In this way true distributed control can be achieved. 
The ability to increase the reliability of a control 
or data logging system is really what makes micro-
processors attractive. The increase on reliability 
can be achieved by this distribution. 
Although distributed process control by microproces-
sor networks offers a wide range of advantages 
(ref. 18 ) over a centralized minicomputer system 
the probl.ems and added complexities of interpro-
cessor communication could easily override the 
benefits. To minimise these complexities distri-
buted control by microprocessors must be on a fairly 
autonomous basis with minimal links and communication 
requirements between processors. 
However, althou<j:l.the reign of the centralized process 
control mini computer may be challenged by distri-
buted microprocessor networks in the future, their 
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reign in this field is secure at present owing to 
the facts that at the time of writing no industria-
lized microcomputer systems are commercially 
available locally and that there are still unanswered 
questions and difficulties as mentioned above in 
multimicroprocessor networks. These are both 
facts which only reflect the current state of art 
in microprocessor systems and are not fundamental 
limitations in the microprocessors themselves. 
Hence reversal of either of the above two factors 
could see microprocessor systems advancing beyond 
the level of small scale dedicated controllers. 
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C 0 N C L U S I 0 N 
The system has shown that a low cost solution to a digita.l 
process controller/data logger does exist in a micro-
processor system. The ad~antages of using a micro-
processor in such a systew, namely: low costs, flexibility 
and reliability were established. 
Hardware costs were kept to a minimum by executing a large 
proportion of the logic under the software control of the 
microprocessor. Also the "intelligence" of the micro-
processor could be used to minimise any offsets in some 
low cost I/O modules, thus again minimising hardware costs. 
The flexibility of the system allows it to be used as a 
small dedicated stand-alone unit or simply, by the addition 
of more memory and I/O modules, to merge with the low end 
of the minicomputer range of capabilities. 
Tests done on the reliability of the system indicate that 
it is suitable for. industrial use but a thorough verifica-
tion of this is yet to be done. 
The industrialized microcomputer system that has been built 
has, as laid out in the objectives, provided a means by 
which the full capabilities and limitations of a micro-
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THE 8080 MICROPROCESSOR 
~.--~-···----- .-.. --~.:-J-.r......l..._ 
The 8080 is a complete 8-bit parallel central proces-
sing unit (CPU) for use in general purpose digital 
computer systems. It is fabricated on a single LSI 
chip using Intel's n-channel silicon gate MOS pro-
cess, thus offering much higher performance than 
conventional microprocessors (2!,s instruction 
cycle}. A complete micro computer system is formed 
when the 8080 CPU is interfaced with 1/0 ports (up 
to 256 input and 256 output ports) and any type or 
speed of semi-conductor memory. 
Although significantly higher in performance than 
existing microprocessors, the 8080 has been de-
signed to be software compatible at the source code 
level with Intel's 8008 micro-processor. Like the 
8008, the 8080 contains six 8-bit data registers, an 
8-bit accumulator, four 8-bit temporary registers. 
four testable flag bits, and an 8-bit parallel binary 
arithmetic unit. The 8080 also provides decimal 
arithmetic capability, and it includes sixteen bit 
arithmetic and immediate operators which greatly 
simplify memory address calculations, and high 
speed arithmetic operations. 
The 8080 has a stack architecture wherein any 
portion of the external memory can be used as a 
last in/first out stack to store/retrieve the contents 
of the accumulator, the flags, or any of the data 
registers. 
The 8080 also contains a 16-bit stack pointer to 
control the addressing of this external stack. One 
of the major advantages of the stack is that multiple 
level interrupts can easily be handled since com-
plete system status can easily be saved when an 
interrupt occurs and then be restored after the 
interrupt. Another major advantage is that almost 
unlimited subrouti.ne nesting is possible. 
·This processor has been designed to greatly sim-
plify system design. Separate 16-line address and 
8-line bidirectional data busses are used to allow 
direct interface to memories and 1/0 ports. Control 
signals, which require no decoding, are provided 
directly by the processor. All busses, including con-
trol, are TTL compatible. 
1. INTRODUCTION 
Communication on the address lines and the data 
lines can be interlocked by using the HOLD input. 
When the HLDA (Hold Acknowledge) signal is is-
sued by the CPU, CPU operation is suspended and 
the. address and data lines are forced to be in the 
FLOATING state. This permits "OR-tying" the ad-
dress and data busses with other devices such as 
. direct memory access channels (OMA). 
The 8080 has many instructions which are extremely 
useful and extend the range of applicability of the 
CPU. The instruction groups are as foilows: 
• Data register and memory transfers. 
• Conditional or unconditional branches and 
subroutine calls 
• 1/0 operations 
• Direct Load/Store Accumulator 
• Save, Restore Data Registers, Ac·cumulator 
and Flags 
• Double Length Operation in Data Registers 
Increment/Decrement/ Addition 
Direct Load/Store (Hand L) 
Load Immediate 
Index Register Modification 
• Indirect Jump 
• Stack Pointer Modification 
• Logical Operations 
• Binary Arithmetic 
• Decimal Arithmetic 
• Set and reset interrupt enable flip-flop 
• Increment/ Decrement Memory or data registers 
The purpose of this publication is to present the 
basic microprocessor operation, instruction set, and 
electrical characteristics. In addition, other memory 
and peripheral circuits which have been designed, 
and specified for use with the 8080 are presented. 





2. PROCESSOR TIMING 
A10 40 
GND 39 
The following describes the function of all of the 
8080 1/0 pins. Several of the descriptions refer to 
internal timing periods. For a definition of the timing 
periods refer to section 2-3. 
o, 0- 3 
0 5 0- 4 
06 0-- 5 











ooo- 10 31 
2-1. Pin Configuration and Control Signal 
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INT 0-- 14 27 A2 
15 26 A1 
16 25 Ao 
17 24 WAIT 
WR 18 23 REAOY 
SYNC 19 22 o, 
+SV 20 21 HLDA 
Figure 1. Pin Configuration 
PIN DEFINITION 
Meaning 
ADDRESS BUS: the address bus provides the address to memory (up to 64K 
8-b1t words) or denotes the 1/0 device number for up to 256 input and 256 output 
devices. A0 is the least significant address bit. 
DATA BUS; the data bus provides bidirectional communication between mem-
ory and 1/0 devices for instructions and data transfers. De is the least signifi-
cant bit. 
SYNCHRONIZING SIGNAL; the SYNC pin provides .a signal to indicate the 
beginning of each machine cycle. (Instructions can be executed in 1, 2. 3, 4 or 
5 machine cycles, and the status information.of each machine cycle is sent to 
external latches at SYNC time.) See 2-2. 
DATA BUS IN; the OBIN signal indicates to external circuits that the data bus is 
in the input mode. This signal should be used to enable the gating of data onto. 
the 8080 data bus from memory or 1/0. · 
READY; the READY signal indicates to the 8080 that valid memory or input data 
is available on the 8080 data bus. This signal is used to synchronize the CPU 
vlith slower memory or 1/0 devices. If after sending an address out the 8080 
does not receive a READY input, the 8080 will enter a WAIT stale for as long 
as the READY line is low. · 
WAIT; the WAIT signa·I acknowledges that the CPU is in a.WAIT state. 
WRITE; the WR signal is used for memory WRITE or 1/0 output control. The 
data on the data bus is stable while the WR signal is active (WR = 0). 
HOLD; the HOLD signal requests the CPU to enter the HOLD state. The HOLD 
stale allows an external device to gain control of the 8080 address and data 
bus as. soon as the 8080 has completed its use of these buses for the current 
machine cycle. It is recognized under the following conditions: · 
• the CPU is in the HALT state 
• the CPU is in the T2 or TW state and the READY signal is active 
As a result of entering the HOLD state the CPU ADDRESS BUS (A, 5-Ac) and 
DATA BUS (D 7-D0) will be in their high impedance state. The CPU acknowledges 
Its state with the HOLD ACKNOWLEDGE (HLDA) pin. See Figure 3. 
The CPU will. always finish the execution of the current machine cycle. When 
t.he HOLD signal is removed. the operation will resume from the T1 time of the 

















2-2. Status Information 
Meaning 
HOLD ACKNOWLEDGE: the HLDA signal appears in response to the HOLD 
signal and indicates that the data and address bus will go to the high impedance 
state. The HLDA signal begins at: 
T3 for READ memory or input 
The Clock Period following T3 for WRITE memory or OUTPUT operation 
In either case, the H~DA signal appears after the rising edge of ¢ 1 and high 
impedance occurs after the rising edge of ¢ 1• See Appendix 111-f for timing 
diagram and WO status information for mode determination. 
INTERRUPT ENABLE: indicates the content of the internal interrupt enable 
flip/flop. 1 his flip/ilop may be set or reset by the El ,and DI instructions and 
inhibits interrupts from being accepted by the CPU ii it is reset. It is auto-
matically reset (disabling further interrupts) at time T1 of the instruction fetch 
cycle (M1) when an interrupt is accepted and is also reset by the RESET signal. 
INTERRUPT REQUEST; the CPU recognizes an interrupt request on this line at 
the end of the current instruction or while halted. If the CPU is in the HOLD 
state or if the Interrupt Enable flip/flop is reset it will not honor the request. 
The CPU acknowledges acceptance of an interrupt by sending out the INTA 
(Interrupt Acknowledge) status signal at SYNC time. During the next instruction 
fetch cycle the program counter is not advanced and a 1 byte instruction 
(usually RESTART) can be inserted. See Appendix I. 
RESET; while the RESET signal is activated, the content of the program counter 
is cleared and the instruction register is set to 0. After RESET, the program w.ill 
start at location O in memory. The INTE and HLDA flip/flops are also reset. 
Note that the flags, accumulator. and registers are not cleared as with the 8008. 
The HL and DE registers may be exchanged. 
Ground Reference. 
+ 12 ± 5% Volts 
+ 5 ± 5% Volts 
- 5 ± 5% Volts (substrate bias) 
2 externally supplied clock phases. (non TTL compatible) 
A4 
Instructions for the 8080 require from one to five 
machine cycles for complete execution. The 8080 
sends out 8 bit of status information on the data bus 
at the beginning of each machine cycle (during 





















STATUS INFORMATION DEFINITION 
Definition 
Acknowledge signal for HALT instruction. 
Acknowledge signal for INTERRUPT request. Signal should be used to 
gate a restart instruction onto the data bus when OBIN is active. 
Indicates that the address bus contains the address of an input device and 
the input data should be placed on the data bus when OBIN is active. 
Indicates that the address bus contains the address of an output device 
and the data bus will contain the output data when WR is active. 
· Designates that the data bus will be used for memory read data. 
Provides a signal to indicate that the CPU is in the fetch cycle for the first 
byte of an instruction. 
Indicates that the address bus holds the pushdown stack address from 
the Stack Pointer. 
Indicates that the operation in the current machine cycle will be a WRITE 
memory or OUTPUT function (WO = 0). Otherwise, a READ memory or 
INPUT operation will be executed. 





Instructions in the 8080 contain one to three bytes. 
Each instruction requires from one to five machine 
or memory cycles for fetching and execution. Ma-
chine cycles are called M1, M2, ... , MS. Each ma-
chine cycle requires from three to five states T1, 
T2, ... , TS for its completion. Each state has the 
duration of one clock period (O.S micro-second). 
There are three other states (WAIT, HOLD, and 
HALT) which last one to an indefinite number of 
clock periods, as controlled by external signals. 
Machine cycle M1 is always the operation-code 
fetch cycle and lasts four or five clock periods. 
Machine cycles M2, M3, M4, and MS normally last 
three clock periods each. 
To understand the basic opera_tion of the 8080, refer 
to the simplified state diagram shown in Figure 3 
and the timing diagram of Figure 2. 
During T1 the content of the program counter is 
sent to the address bus, SYNC is true, and the data 
bus contains the status information pertaining to 
T1 Tz Tw 
' r r\ 
I ' i i 
AS __ .._. 
the cycle that is currently being initiated. T1 is al-
ways followed by another state, T2, during which the 
condition of the READY, HOLD and HALT Acknowl-
edge Signals are tested. If READY is true, T3 can be 
entered; otherwise, the CPU will go into the wait 
state (TW) and stay there for as long as READY is 
false. 
f READY thus allows the CPU speed to be synchronu ized to a memory·with any access time or to any input device .. Furthermore, by p'.operly controlling · _ 
L 
the READY line, the user can single-step throug 
lits- program. · · . 
During T3, the data coming from memory is avail·· 
able on the data bus and is transferred into the 
instruction register (during M1 only) as shown in the 
8080 block diagram of Figure 4. The instruction de-
coder and control sections then generate the basic 
signals to control the internal data transfers, the 
timing, and the machine cycle requirements of the 
new instructions. 
I 
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Figure 2. Basic 8080 Instruction Cycle 
4 
At the end of T4, if the cycle is complete, or else at 
the end of TS, the 8080 goes back to T1 and enters 
machine cycle M2, unless the instruction· required 
only one machine cycle for its execution. In such 
cases, a new M1 cycle is entered. The loop is re-
peated for as many cycles and states as required 
by the instruction. 
It is only during the· 1ast state of the last machine 
cycle that the interrupt request line is tested and a 
special M1 cycle is entered, during which no pro-
gram-counter incrementing takes place and INTER-
RUPT ACKNOWLEDGE status is sent out. During 
this cycle, one of eight possible restart instructions 
will be sent to the CPU by the interrupting device. 
Instruction state requirements range from a mini-
mum of four states for non-memory referencing in-
structions, like register and accumulator arithmetic 
instructions, up to a maximum of 18 states for the 
most complex instructions (exchange the contents 
of registers H and L with the content of the top two 
locations of the stack). At the maximum clock fre-
quency of 2 megahertz, this means that all instruc-
tions will be executed in intervals ranging from 2 ,us 
to 9 1,s. If a HALT instruction is executed, the pro-
cessor enters a WAIT state and remains there until 
an interrupt is received. 
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The 8080 has the built-in capacity to handle external 
interrupt requests. A peripheral device can initiate an inter· 
rupt simply by driving the processor's interrupt {INT) line 
high. 
The interrupt (INT) input is asynchronous, and a 
request may therefore originate a·t any time during any 
instruction cycle. Internal logic re·clocks the external re· 
quest, so that a proper correspondence with the driving 
clock is established. As Figure 2·8 shows, an interrupt 
request {INT) arriving during the time that the interrupt 
enable line ·{INTE) is high, acts in coincidence with the ¢2 
clock to set the internal interrupt latch. This event takes 
place during the last state of the instruction cycle in which 
the request occurs, thus ensuring that any instruction in 
progress is completed before the interrupt can be processed. 
The INTERRUPT machine cycle which. follows the 
arrival of an enabled interrupt requesi resembles an ordinary 
FETCH machine cycle in most respecis. The M 1 status bit 
is transmitted as i;sual during the SYNC interval. It is 
. accompanied, however. by an INTA status bit !Dol which 
acknowledges the external request. The contents of the 
prog~am counter are latched onto the CPU's address lines 
du.ring T 1. but the counter itseif is not incremented during 
the INTERRUPT machine cycle, as it otherwise would be. 
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In lhis way, the pre-interrupt status of the program counter 
is preserved, so that data in the counter may be restored by 
the interrupted program after the interrupt request has been 
processed. 
The interrupt cycle is otherwise indistinguishable from 
an ordinary FETCH machine cycle. The processor itself 
takes no further special action. It is the responsibility of the 
peripheral logic to see that an eight·bit interrupt instruction 
is "jammed" onto the processor's data bus during state T3. 
In a typical system, this means that the data·in bus from 
memory must be temporarily disconnected from the pro· 
cessor's main data bus, so that the interrupting device can 
command the main bL'S without interference. 
The 8080's instruction set provides a special one-byte 
call which facilitates the processing of interrupts (the ordi· 
nary program Call takes three bytes). This is the RESTART 
instruction (RST). A variab.le three-bit field embedded in 
the eight-bit field of the RST enables the interruoting device 
to direct· a Call to one of eight fixed memory locations. The 
decimal addresses of these dedicated locatiom are: 0, 8, 16, 
24, 32, 40, 48, and 56. Any of these addresses may be used 
to store the first instruction (s) of a routine oesigned to 
service the requirements of an interrupting device. Since 
the (RST) is a call. completion of the inmuction also 
stores the old program counter contents on the STACK. 
?C,. 
©' © 
NOTE: @ Refer to Status Word Chart on Page 2·6. 











NOTE: This electrical and timing specification is only preliminary. No assurance can be given at this time that 
some changes will not occur during the engineering testing and characterization of this product. The final specifica-
tion will be released in late May, 1974. · 
Absolute Maximum Ratings* 
Temperature Under Bias ............... 0°C to 70°C 
Storage Temperature .............. -65° C to +150° C 
All Input or Output Voltage• with respect to the most negative 
supply voltage, Vas .............. +25V·to -0.3V 
Supply Voltages Voo and Vss 
with respect to Vas .............. +20V to -0.3V 
Power Dissipation .......•.•.••••....•.. 1.0W 
D.C. Characteristics 
•COMMENT: Stresses above those listed under "Absolute 
Maximum Ratings" may cause permanent damage to the device.' 
This is a stress rating only and functional operation of the de-
vice at these or any other conditions above those indicated in 
the operational sections of this specification is not implied. Ex· 
posure to absolute maximum rating conditions for. extended 
periods may affect device reliability. 
TA= 0°C to+ 70°C, Voo = + 1 :2v ± 5%, V cc= +5V ± 5%, Vas = -5V ± 5%, V ss = OV, unless otherwise noted. 
Symbol Parameter Min. ! Typ. Max. Unit Test Conditions 
V1LC Glock Input Low Voltage lVss-1.0 0.6 v 
V1HC Clock Input High Voltage I 10.4 Yoo v 
V1L Input Low Voltage Yss 0.8 v loL = 1.7mA 
I 
On Data Bus 
V1H Input High Voltage 3.3 I Vee v loL = 0.75mA 
Vol Output Low Voltage I I 0.45 v On All Othe~ 
VoH Output High Voltage I 2.4 v loH= lOOµA 
1001 Power Supply Current (Yoo) during HOLD I i 60, mA l 
1002 Power Supply Current (Voo ) during HOLD i I 67 I mA I Coofinuou• 
lcc1 Power Supply Current (V cc) during HOLD i I 75 I ·mA Operation I TA= 25°C 
lcc2 Power Supply Current (Vee) during HOLD I I 73 mA T cv= 480ns I 
Isa Power Supply Current 
. 1 mA 
Timing Diagram 




A. C. Characteristics 
TA= 0°C to 70°C, V00 = +12V ± 5%, Vee= +5V ± 5%, Vea= -5V ± 5%, Vss = OV, unless otherwise noted. 
Symbol Parameter Min. Typ. Max. Unit Test Conditions 
tcv Clock Period .48 2.0 µs 
tRtF Clock Rise and Fall Times 50 ns 
t<1>1 Pulse Width of¢ 1 60 ns 
t¢2 Pulse Width of ¢ 2 220 ns 
to; Clock Delay between ¢1 and ¢2 0 ns 
to2 Clock Delay between 62 and ¢1 70 ns 
toA Address Output Delay from ¢ 2 i 200 ns 
,_ 
too Data Output Delay from ¢2 220 ns 
toe Control Signal~tput Delay from¢ 1 
! 
120 ns 1 T2 land 
or ¢
2 
(SYNC, WR, WAIT and HLDA) 
~ 
CL=50pF 
t OF OBIN Output Delay from ¢ 2 ! 25 i 140 ns 
to3 Clock Delay ¢ 1 to ¢2 130 ns ,_ 
tos Data Setup Time to¢ 1 during OBIN ! 20 I ns 
toH Data Hold Time from ¢ 2 during OBIN I toF I ns 
tRR Ready Reset Time during ¢ 2 
I 120 ns I 
tRS Ready Setup Time during¢ 2 110 ns 
tHR Hold Reset Time during¢ 2 I 110 ns 
tHs Hold Setup Time during ¢2 70 ns 
tFA Address Delay to Enter Hold State 150 ns 
tFD Data Delay to Enter Hold State i I 150 ns 
Capacitance TA= 25°C; Unmeasured Pins Gro.unded 
limit(pF) 
Symbol Test Typ. Max. 
C411 Clock 1 Capacitance 10 20 
C412 Clock ~Capacitance 10 20 
C1N Input Capacitance 4 8 




































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































.. ~ .. - .. . :.. ... --· . ··-• .. -... - ... ·······• .. · .. ····---""-
NOTES: 
1. The first n1cmory cycle (M 1) is always an instruction 
fetch; the first (or only) byte, rontaining the op code, is 
letchctl during this cyde. 
· 2. If the P. EADY i!'lput trom memory is not high during 
T2 of t3Ch memory cycle, the ptocessor will enter a wait 
state (T'r'1') until HEADY i• $ampled as high. 
3. States T4 and T5 are present, as required, for opera· 
tions y:h:cn are ronwiP.tely internal to the CPU. The con· 
tents al the int err.al bus aurinJ T4 a.id T5 are available at 
the data bu>; this is aesigm;d for testing purposes only. An 
"X" a•,notcs th.it the state is J)resent, but is only used for 
sudl internal operations as instruction decoding. 
4. Only r~ister pain rp = 8 {regi.sters Band Cl or rp= D 
(regiitcrs D and El may be specified, 
5. Tnese states are tkipped. 
6. ll.cr.10ry r~d sub-cycles; an instruction or data word 
will be read, 
7. 1'.~ernory .,..Tite sub-cycle. 
8. T'°le READY sigr.;;I is r.c.t required during the second 
and tr.ir.:J sub·c-tcles (1,12 uic ~.'.3). The HOLD si9nai is 
•::'.:',ptf'C Curin9 1-.~2 ;.r.d l,'.3. Th~ SYl~C si;nal is not gene-
utC'<l dvmg 11.2 and M3. During tne exe-:uticn of DAD, 
W.2 ar,j /.',3 ar~ rec;u;, e-::: fer an internal register-pair add; 
mem:>ry is not referenced. 
9. ·Th; results oi the!.e arithmetic, logical or rotate in-
s-;ructions :!re n.:>t move:: intc tne acc-.;m~lator (A) un:H 
sute T~ of tne next instruct;on c·~c;e. Tnat is, Ai! loaoed 
.... nile t~.e next instrc;:tion is being ietched; this 0·1erlapping 
of op~"fa:ions al101·•s for faster processin~. 
10. If tne va!ue of ti 1e kast si;nific:int 4-bits of the accumu-
lator is g<~aier th:.n !l ~ii tne auxiliary czrry bit is set, 6 
is acced to the accur.1ul.1tor. If the value of the most signifi-
cant 4-bits of the accum"l~tor is now greater than 9, or if 
the c1rry bit is set, 6 is acded to the mo'st significant -
4·bits of the accumulator. 
11. This reixesents the first sub-cycle (the instruction 
fetch) of the next instruction cycle. 
' 
12. If the condition was met, the contents of the register 
pair WZ are output on the address lines (Ao- 15 ) instead of 
the contents of the prouram counter (PC). 
13. If the condition v1as not met, sub-cycles M4 and MS 
are skipped; the processor instead proceeds immediately to 
the inwuction t etch (M 1) of the next imtruction cycle. 
14. If the condition was not met, sub-cycles M2 and P,,13 
are skip~d; tne processor instead proCC;cos immediately to 
the instruction fetch (t.ll) of the next instruction cycle. 
15. Stack read sub-cycle. 
16. Stack write sub-cycle. 
... 
17. CONDITION CCC 
NZ not zero (Z = 0) 000 
Z - zero (Z = 11 001 
NC - no carry (CY'" 01 010 
c c;irry (CY= 11 011 
PO - parity odd (P = 0) 100 
PE - parity even (P = 1) 101 
P - plus (S = 0) 110 
M - minus (S= 1) 111 
18. 1/0 suo·cyc!e: the l.'O port's 8-bit ~~lect code is dupli· 
cated en adaress lines 0- 7 (A,).7) and 8-15 (A3.15). 
19. Output sub"1:Ycle. 
20. The proce-;sor wi!l remain id:e in the ha it state until 
' 
an interrup:, a reset or a hOid is acce;:~e-::l. \'.'hen a hold re-
aues: is aCCP.P:<;d, tr.e CPU enters tne hcJj rr.ode; after the 
hold rrioce is termi!'1atea. tr.e orocess.or returns to the halt 
sta:e. A!ter a resr.! is accr.:n~c. tne proce£s.or begins execu-
tion at memory lc~tion zero. After an interrupt is accepted, 
the processor executes the instruction forced onto the data· 
bus (usually a restart instruction). 
l SSS or DOD I Value I rp I Vat:.ie I 
A i 111 ! 8 I 00 
B ! if_,0 ! D 01 
c C()l . I H 10 






LOW POWER SCHOTTKY TTL 
Ref. 20. 
Introduction: 
For many years TTL has been the most popular digital 
integrated circuit technology. As the average IC 
complexity has increased to MSI (medium scale integration) 
the cost and size of the power supJ?lY and the difficulty 
of removing heat dissipated in TTL circuits, have become 
increasingly important factors. Recent improvements 
in semi-conductor processing have lead to low power 
Schottky TTL making it possible not only to reduce TTL 
power consumption significantly but also to improve the 
speed over that of Standard TTL. 
The Schottky Diode: 
A Schottky diode, also called a hot carrier diode, offers 
two big advantages over the conventional P-N junction 
diode -.very high speed due to extremely short recovery 
time and a substantially. lower forward voltage drop for 
a given current. (About 300 mV less than a P-N 
junction diode).· A Schottky diode is formed by the 
metal-to-semiconductor contact at the surface of the semi-
conductor· crystal and relies on majority carriers for 
A 14 
current transport (minority carriers used in P-N junctions 
diodes). Charge storage is negligible and forward-
to-reverse recovery is extremely fast. There. are two 
classes of metal-semi conductor contacts. Those with 
linear characteristics and those with non-linear ones. 
The Schottky barrier diode has a non-linear rectifying 
characteristic. The linearity is a function of the 
metal, the semiconductor and the doping level. 
Schottky TTL: 
With the use of Schottky diodes, the saturation delay 
normally encountered in saturated logic (e.g. TTL) can 
be avoided. Saturated logic operates by turning the 
transistors either fully on or fully off. 
of base current to do this is critical. 
The amount· 
Too little 
will not turn the base current on sufficiently, too much 
will drive the transistor into saturation and it will 
continue to conduct when the base current has been removed, 
until excess charge in the base disappears, usually 
through thermal recombination. Conventional TTL 
circuits use gold doping to increase the probability of 
thermal base-charge re.combination thus decreasing satura-
tion delays. This also lowers the transistors current 
gain (beta) and makes the circuit less efficient. 
A circuit trick, the Baker clamp was developed to over-
come this problem. A diode is connected between the 
base and the collector. If the diode has a very .low 
forward voltage drop it starts conducting when the base 
is forward biased with respect to the collector. Excess 
qurrent applied to the base flows to the collector and 
the transistor only receives the base current necessary 
·to pull the collector into the "soft saturation" region. 
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There is no excess charge and hence saturation delay is 
non-existent. The Schottky Barrier diode has the 
desirable characteristics for the diode in the Baker 
clamp. 
These Schottky TTL circuits are very fast, but since em-
phasis is on speed they consume more power than normal 
TTL. Low power Schottky TTL consumes one-quarter the 
current of conventional TTL and uses Schottky diode clamp-
ing and advanced processing techniques to produce better 
switching transistors than TTL. 
CIRCUIT CHARACTERISTICS: 
While the logic function and base structure of low power 
Schottky are the same as TTL, there are also significant 
differences. 
Input Configuration: 
LSTTL is considered part of the TTL family but does not 
use the multi-emitt~r input structure that originally 
gave TTL its name. A DTL type input circuit with 
Schottky diodes to perform the AND function is employed. 
This increases the input breakdown voltage to lSV • 
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. The inp~ts also have Schottky clamping diodes which terminate 
negative going signals and thus minimise ringing. The 
effective capacitance of an LSTTL input is approximately 
3.3pf. 
Unused Inputs: 
For best noise immunity and switching speed unused inputs 
should not be left floating. 
two ways :-
They can be handled in 
A. Connect unused input to Vee. No series resistor 
is required as in TTL as LSTTL has an input break-
down voltage of about lSV. 
B. Connect the unused input to the output of an unused 
gate that is forced HIGH. 
Unused inputs should not be connected to other inputs of 
the same gate as in TTL as AC noise immunity will be 
reduced due to increased input capacitance. 
Output Configuration: 
There are a number of changes in the design of the output 
stage of the LS gate which make for more efficient switch, 
but the most significant variation from the TTL output is 
the Schottky diode in series with the Darlington collector 
resistor. This allows the output to be pulled higher 
than Vee, say to lOV, convenient for interfacing to CMOS. 
Early designs of LS had the output clamped one diode drop 
above Vee. 
The output impedance of LSTTL is closer to the characteris-
tic impedance of the interconnections commonly used with 
TTL than standard TTL thus reducing ringing. 
Output Waveforms: 
.The waveform of a rising output signal resembles an 
exponential, except that the signal is slightly rounded 
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at the beginning of the rise. Once past this initial 
rounded port.ion, the starting edge rate is approximately 
0,4V/nS with a 15 pF load and 0,25V/nS with a 50pF load. 
For analytical purposes the waveform can be approximated 
by the following expression 
V(t) = + 3,7 (1 - exp (-t/T) 
where T = 8ns for CL = 15 pF 
16nS for CL = 50 pF 
The falling output signal waveform resembles that part of 
cosine wave between O and 180 degrees. Fall times 
from 90% to 10% are approximately 4.5nS with a 15pF load 
and 8,5nS .with a 50pF load. Equivalent edge rates· aJ:e 
approximately 0,8 and o;4 V/nS respectively. For 
analytical purposes the output waveform can be approxi-
mated by the ~ollowing : 
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V(t) = VoL + l, 9 u (t) (1 + cos wt) - l, 9u (t-a)(.l+cos w (t-u)) 
where 
u ( t) = O for t < O and u(t-a) = O for t <a 
1 for t >o = 1 for t > a 
For t in nanoseconds and CL = 15 pf = 50 pf 
a = 7,5 nS a = 14 nS 
w = 0, 42 . w = 0, 23 
AC Switching Characteristics: 
Low power Schottky gates have an average propagation delay 
of SnS at a 15 pF load. This increases at approximately 
O,lnS/pF. Although some drive capability is lost by 
using high value resistors and small transi$tor geometries 
in LSTTL, this is counter balanced by using non-gold doped 
transistors with much higher current gain than those in. 
conventional TTL. At say 200 pf loads LSTTL is still 
faster than conventional TTL. 
Under static .conditions only CMOS uses less power than 
LSTTL, but CMOS loses this advantage over a few 100 kHz. 
At speeds over 1 MHz, LSTTL is the most efficient logic. 
The delay times of LSTTL are very insensitive to tempera-
ture and power supply variations, varying by only 2nS and 
lnS respectively over the entire military ranges. In 
conventional TTL 6nS variations over temperature range 
and several nS over supply voltage range are typical. 
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APPENDIX D. 
USE AND OPERATION OF .THE 
FRONT PANEL UNIT 
This appendix describes the two basic functi:ms that can 
be performed from the front panel, namely, control of the 
microprocessor, and- use of the DMA facility-:---- __ 
A. CONTROL OF THE MICROPROCESSOR 
This is done by three switches, RUN, STEP and RESET. 
Reset: 
Depressing this switch generates a HIGH on the RESET 
line of the 8080. The line goes LOW again when 
the switch is released. While the reset signal 
is activated the content of the program counter is 
cleared and the instruction register is set to O. 
The INTE and HLDA· flip flops are also reset. After 
the reset the program will start in location 0 in 
memory. This is the most convenient way of starting 
the processor running. 
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Step/Run: 
These two switches control the state of the READY 
line. When the RUN switch is depressed the READY 
line goes HIGH and the processor will run from where-
ever the program counter is at the time. For 
initiating a program a RESET then RUN sequence must 
be used. 
When the STEP switch is depressed the READY line 
goes low at the end of the current instruction and 
the 8080 enters the WAIT state. , Each subsequent 
activation of the STEP switch thereafter results in 
the execution of one instruction byte. This is 
useful for STEPPING through a program, byte by byte, 
and observing all information on the busses to debug 
either the program or the hardware. After each 
step the data and address buses and status bus contain 
the information of the next instruction. This is 
because the 8080 goes into the WAIT state after the 
instruction fetch cycle but before the execution 
cycle. 
B. FRONT PANEL DMA CHANNEL 
It is possible via the front panel direct memory 
access (DMA) channel to communicate directly with the 
processor's memory. 
Write Mode: 
When writing into a memory location the following 
steps must be performed :-
(1) CONSOLE switch ON - This enables the address 
bus and data bus switches. 
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(2) Set up memory address on address bus switches. 
(3) Depress LOAD switch 
switches in a register. 
This enters the memory 
(4) Set up data.or instr~ction on data bus switches. 
(5) Press WRITE 
memory. 
The contents are now entered into 
The address register is automatically incremented. 
This is a useful feature when loading sequential 
memory location as only the data bus need be altered 
for each new instruction. 
Read Mode: 
When reading a memory location, the following steps 
must be performed :-
(1) Follow steps (1) to (4) for WRITE MODE. 
(2) 
NOTE: 
Press READ - The contents of the memory location 
will be displayed on the data bus. The next. 
byte in memory may be read by simply pressing the 
READ switch again. 
(a) The CONSOLE switch must be OFF before 
attempting to RUN or STEP through a 
program. 
(b) The DMA facility will not operate if the 




DUAL SLOPE INTEGRATING 
ANALOG DIGITAL CONVERTERS 
A block diagram of a dual slope integrating ADC is shown 
in fig. 2 3 A. 
The conversion cycle consists of two distinct phases, as 
indicated by the up and down portions of the integrator 
output waveform shown in fig. 23 B: At time t = O, the 
output of the integrator is equal to the effective com-
par itor threshold voltage, Vi. The control logic resets 
the counter to zero and closes switch Sl which connects 
the unknown voltage VX to the integrator in.put. The 
voltage Vx is integrated for a fixed time interval (O,T1) 
. which is established by counting a fixed number of clock 
pulses. Although not•necessary1 it is convenient to 
have the number of pulses equal to the full scale count 
of 2n in the case of an n-bit counter, so that the 
overflow pulse can be used to trigger subsequent operations. 
At time Tl' the integrator output is 
Tl 
Vo = 1 J Vx dt - Vi 1 - Tl - Vi (1) = RC Vx RC 
0 
where Vx is the average value of Vx over the interval. 
The overf-low pulse from the counter at time T1 turns 
switch Sl off, and turns switch 82 on, thereby connecting 
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output of the integrator during integration of -Vr is 
Vo 1 = -Vi + RC 
1 
Vx Tl - RC Vr dt 
The integratio_n continues until the compari tor changes 
state. At this time the integrator output voltage is 




where the reference voltage Vr is 
Vi's drop out and the integration 
the remainin9 terms. Solving 
input signal 
assumed constant. The 
1 
constant RC cancels in 
for the average of the 
(4) 
If N is the number on the counter at time T2 then T2 - T1 = 
N/fc, where fc is the clock frequency. 
2n/fc' Eq. (4) reduces to Vx = Vr 2Nn 
Since T1 = 
(5) 
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Thus, the average value of the input voltage is proportional 
to the number in the counter at time T2 • 
The cancellations that take place during the derivation 
are of considerable practical importance. The elimina-
tion of Vi in Eq. (3) shows that long term offset drift 
has no effect on the accuracy of the converter. Similarly 
the clock frequency Fe cancelled out of the final expression 
showing that long term frequency variations do not effect 
the result. 
1 The cancellation of the integration constant RC shows 
that neither the value of the RC product nor its variation 
with time and t•emperature, affects the operation of the 
converter. This is of considerable practical 
significance since low temperature coefficient capacitors 
and resistors are expensive components. 
Another advantage of an integrating converter when compared 
with successive approximation and conventional ramp ADC 1 s 
is less noise sensitivity. The other ADC's are noise 
sensitive because t.he comparison takes place between· the 
instantaneous value of the input signal and reference 
voltage. In the dual slope integrating converter the 
comparison is between the reference and the time integral · 
of the input voltage. If a noise perturbation has a 
small time integral compared to Vx T1 , it has only a 
slight effect on the comparison. In essence the 
input signal is being heavily filtered as a result of the 
integration. In addition the dual slope integrating 
ADC is isolated from the signal source at the time of 
comparison since Sl is off. This further decreases 
sensitivity to noise on the input signal. 
The quantitative measure of noise rejection is derived 
by integrating a sine-wave over the converter integration 
period. If the rejection ratio Rn is defined as the 
attenuation resulting from integration this calculation 
results in 
Rn = 20 log T1 I RC + 20 
lo Sin2 ir T1 fn 
g 1T T1 fn 
where T1 is the integration time and fn the frequency 
of the noise. The first term is a constant and can 
be compensated by adjustment of the ADC gain. The 
normalized attenuation characteristic is shown in fig. 23 C. 
As expected from physical reasoning, the rejection is 
infinite when the integration interval is an exact 




This appendix contains logic diagrams for -
(i) The Industrialized Microprocessor System; 
(ii) Development System. 
Exact wiring diagrams and parts lists can be found in the 
library of the Department of Electrical Engineering at 
the University of Cape Town. 
Logic convensions used in the diagrams are 
(i) Negative logic lines (lines that are normally 
HI and active LOW) have circles at each end. 
(ii) As a result of (i), gates that have been drawn 
for their logic meaning but are not directly 
implementable by TTL have the equivalent TTL 
gate numbers written above them. 
(iii) Gates or latches that have their outputs connected 
together are tri-state devices. 
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Appendix F (i} . 
INDUSTRIALIZED MICROPROCESSOR 
SYSTEM LOGIC DRAWINGS. 
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Schottky Bipolar 8212 
EIG{··iT .. BIT H'!PUT /OUTPUT PORT 
• FullyParallel 8-Sit Dnta 
Register <in.d Buifer 
• Service Request Flip-Flop 
for Interrupt Gancrntion 
• Low Input Load Current -
.25 mA r.1ax. 
• Three State Outputs 
e Outputs Sink 15 mA 
• 3.65V Output High Volt~ge 
for Directlnter!3cc to 8080 
CPU or 8008 CPU 
11 Asynchronous Register 
. Clear 
• Replaces Buffers, Latches 
and r,,ultiplexers in Micro-
. computer Systems 
• Reduces System Package 
Count 
The 8212 input/output port consists of an S·bitlatch with 3-state output buffers along with control and device selection 
logic. Also included is a service request flip.flop for the generation and control of interrupts to the microprocessor. 
The device is multimode in nature. It can be used to implement latches. gated buffers or multiplexers. Thus, all of the princi· 
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SCHOTTl<Y BIPOLAR 8212 
Functional Description 
Data Latch 
The 8 flip-flops that make up the data latch are of a 
"D" type design. The output (Q} of the fl{p-flop will 
follow the data input (D) while the clock input (C} is 
high. Latching will occur when the clock (C) returns 
low. 
The data latch is deared by an asynchronous reset 
input (CLR). (Note: Clock (C) Overides Reset (CLR).} 
Output Buffer 
The outputs of the data latch (Q) are connected to 
3-state, non-inverting output buffers. These buffers 
have a common control line fEN): this control line 
either enables the buffer to transmit the data from 
the outputs of the data latch (Q) or disables the 
buffer. forcing the output into a nigh impedance 
state. (3-state) 
This high-impedance state .allows the designer to 
connect the 8212 directly onto the microprocessor 
bi-directional data bus. 
Control logic 
The 8212 has control inputs DS1, DS2, MD and 
STB. These inputs are used to control device selec-
tion. data latching, output buffer state and service 
request flip-flop. 
051, OS2 (Device Select) 
These 2 inputs are used for device selectio:1. When 
DS1 is low and DS2 is high (DS1 • DS2) the device is 
selected. In the selected state the output tluffer is 
enabled and the service request flip-flop (SR} is 
asynchronously set. 
MO (Mode) 
This input is used to control the state of the output 
buffer and to determine the source of the clock input 
(C} to the data latch. 
When MD is high (output mode) the output buffers 
are enabled and the source of clock (C) to the data 
latch is from the device selection logic (DS1 • OS2}. 
When MD is low (input mode) the output buffer state 
is determined by the device seiection logic (DS1 ; 
0$2) and the source of clock (C) to the data latch is 
the.STB (Strobe) input. 
STB (Strobe) 
This input is used as the clock (C) lo the data latch 
for the input mode MD = .0) ar;_d to synchronously 
reset the service request flip-flop (SR). · 
Note that the SR flip-flop is negative edge triggered. 
Service Request Flip-Flop 
The (SR) flip-flop is used to generate and control 
interrupts in microcomputer systems. It is asyn-
chronously set by the CLR input (active low}. When 
the (SR) flip-flop is set it is in the non-interrupting 
state. 
The output of the (SR) flip-flop (Q) is coonected to 
an inverting input of a "NOR" gate. The.other input 
to the "NOR" gate is non-inverti111 and is connect~d 
to the device selection logic (DS1 • DS2). The output· 
of the "NOR" gate (INTJ is active low (interrupting 
statej for connection to active low input priority 
generating circuits. 
DEVICE SELECTION ' . 
SERVICE REQUEST FF 
- "' ....... ------! II> 0$1-< 
@>cs; 
I]> MO --~-!.--"" 
fil> STB--..._-L-.J 
[!!>015--------







Appendix G (ii) 
·11 n . H® . 
mrrru·i<'.::.:i Silicon Gate CMOS 5101, 5i01-3, 5101L, 5iO·iL .. 3 
~ 
*Ultra Low Standby Current: ·15 nA/Bit for the 5101 
• Fast Access Time-650 ns 
• Single +5 V Power Supply 
11 Directly TTL Compatible-All 
Inputs and Outputs 
• T~ree-State Output 
The lnter'5101 and 5101-3 are ultra-low power 1024 bit (256 words x 4-bits) static RAMs fabricated with an advanced io~­
implanted ·silicon gate CMOS technology. The devices have t,•10 chip enable inputs. Minimum standby current is drawn by 
these devices when CE 2 is at a low level. When deselected the 5101 and 5101·3 draw from the single 5 volt supply only 15 
microamp-s and 200 microamps, respectively. These devices are ideally suited for low power applications where battery 
operation <Or battery backup for non-volatility are required. 
The 5101 ;and 5101-3 use fully DC stable (static) circuitry; it is not necessary to pulse chip select for each address transition. 
The data. is read out non-destructively and has the same polarity as the input data. All inputs and outputs arc directly TTL 
compatible. The 5101 and 5101-3 have separate data input and data output terminals. An output disable function is provided 
SO that the data inputs and outputs may be wire OR-cd for use in common data 1/0 syst~ms. 
The 5101L and 5101 L·3 are identical to the 5101 and 5101-3. respective!;-, with the addition;1/ feature of guaranteed data 
retention ~ta pOV':er supply voltage as low as 2.0 volts. 
A pin compatible N-channel static RAM, the Intel 2101, is also available for low cost applications where a 256 x 4 organi- · 
2ation is needed. 
The Intel ion-implanted, silicon gate, complementary MOS {CMOS) allows the design and production of ultra·low power, 
high perfor:manc"e memories. · 
PIN CONFIGURATION LOGIC SYMBOL 
5101 5101 
.... vtc ... 
.A., A, Al 
"• R1~ A2 
Av ffi 
.. , ... 
~ GO ... 










RIW co CEI 
PIN NAMES 
011 · 01,. OA T'A INPUT' 00 OUTPUT QISA!!t.E 
-~:A, ·-.i00RESSINPUis· rio~OQ. o.i1A.Oi.J1Pu-T 
~1W ·- AlAOVoRITf INPUT ~ ··v~ - --l"CWfR ,.s·v, ---




























0 • PIN NUMBERS 
2·115 
A 60 
SILICON GATE CMOS 5101, 5101-3, 5101L, 5101L-3 · 
Absolute Maximum Ratings* 
Ambient Temperature Under Bias. . . . • 0°C to 70°C 
Storage Temperature .......... -65°C to +150°C 
Voltage On Any Pin 
With Respect to'Ground . -... -0.3V to Vee +0.3V 
Maximum Power Supply Voltage . . • . . . . . • +7.0V 
Power Dissipation . . . . . . . . . • • . . • • • • • • 1 Watt 
·coMMENT: 
Stresses above those listed under "Absolute Maximum 
Rating" may cause permanent damage to the device. This 
is a stress rating only and functional operation of the de1•ice 
at these or at any other condition above those indicated in 
the operational sections of this specification is not implied. 
Exposure to absolute maximum rating conditions for ex-
tended periods may affect device reliability. 
D. C. and Operating Characteristics for 5101, 5101-3, 5101L, 5101L-3 
TA= 0°C to 70°C, Vee= 5V ±5% unless otherwise specified. 
Symbol Parameter Min. Typ.!11 Max. Unit Test Conditions 
1u!21 Input Current 5 nA V1N = 0 to 5.25V 
ILOH[2) Output High Leakage 1 µA CE 1=2.2V. VouT =Vee 
ILOl[2l Output Low Leakage 1 µA CE 1=2.2V, Vour=O.OV 
lec1 Operating Current 9 22 mA 
V1N =Vee Except CE 1:;; 0.01 
Outputs Open 
leC2 Operating Current 13 27 mA 
V1N = 2.2V Except CE 1:;; 0.01 
Outputs Open 
·5101 
Standby Current 0.2 15 µA 
V1N =Oto Vee. Except 
lcel121 CE2:;; 0.2V 
5101·3 
Standby Current 1 200 µA 
V1N = 0 to Vee. Except 
lccll2l CE2:;; 0.2V 
V1L Input "Low" Voltage -0.3 0.65 v 
V1H Input "High" Voltage 2.2 Vee v 
Vol Output "Low" Voltage 0.4 v lol = 2.0mA 
VoH Output "High" Voltage 2.4 v loH = 1.0mA 
Low Vee Data Retention Characteristics (For 5101 land 5101 ~-3) TA = 0°C to 70°C 
Symbol Parameter Min. Typ.[1 I Max. Unit Test Conditions 
VoR Vee for Data Retention 2.0 v 
5101L 
Data Retention Current 0.14 µA 
lceoR cE2 :;;o.2v 
VoR =2.0V 
5101 L-3 
Data Rete~tion Current 0.70 µA VoR=2.0V 
lecoR 
tcoR 




tR Operation Recovery Time !RC[3J ns. 
NOTES: 1. Typical values are TA= 25°e and nominal supply voltage. 
measurement. 3. IRC = Read Cycle Time~ 
2. Current through afl inpuu and outpuu included in I eel 
Low Vee Data Retention Waveforms 
SUPPLY VOLTAGE IVccl 
1-9~!~ RETEN_!!Q._N . .J 
---· MOOE ii•----
~-.-(!) ©-~I <D 
j•coRI . t,. I @ \1'011 
'l' , 1· I -'l' @ v,. 
~ 0 !-~©o.2v 









... __ _ 
A 61 
SJLICOr~ GATE CMOS 5101, 5101-3, 5101L, 5101L-3 
A.C. Characteiistics for 5·101, 5101-3, 5101L, 5101L-3 
READ CYCLE TA = 0°C to 70°C, Vee= SV ±5%, unless otherwise specified. 
Symbol Parameter Min. T [11 yp. Max. Unit Test Conditions 
tRc Read Cycle 650 ns 
tA Access Time 650 ns 
tco1 Chip Enable (CE 1l to Output 600 ns 
(See below) 
tco2 Chip Enable (CE2) to Output 700 ns 
too Output Disable To Output 350 ns 
toF Data Output to High Z State 0 150 ns 
to HI 
Previous Read Data Valid with 0 Respect to Address Ch~nge ns 
toH2 
Previous Read Data Valid with 
0 Respect to Chip Enable ns 
WRITE CYCLE 
Symbol Parameter Min. T 111 yp. Max. Unit Test Conditions 
twc Write Cycle 650 ns 
tAw Write Delay 150 ns 
tcw1 Chip Enable !C"f: l)·To Write 550 ns 
Chip Enable (CE2) To Write 
(See below) 
tcw2 550 ns 
tow Data Setup 400 ns 
toH Data Hold 100 ils 
twp Write Pulse 400 ns 
twR Write Recovery 50 ns 
tos Output Disable Setup 150 ns I 
A. C. CONDITIONS OF TEST C 
. r21 
apac1tance· TA = 2s0 c. 1 = 1 MHz 
_Input Pulse levels: . +0.65 Volt to 2.2 Volt 
Input Pulse R,ise and Fall Times: 20nsec 
1.5 Volt Timing Measurement Reference Level: 
Output L_oad: 1 TTL Gate and CL= 100pF 
Symbol Test 
GN Input Capacitance 
(All Input Pins) V1N = OV 
C-0uT Output Capacitance VouT = OV 
Waveforms WRITE CYCLE 














NOTES: 1. Typical values are for.TA= 25°C and nominal supplv voltage . 
2. This parameter is periodically sampted and is not 100% tested. AiW 
3. OD may be tied low for separ.ie 1/0 operation. 
4. During the write cycle, OD is "tugh" for common 1/0 and 

















Appendix G (iii) 
PRODUCT DESCRl?TION 
Th.i MCT6 opto-isolator has two channels for hi!;h density applications. For four channel applications, two-packagds 
fit into a standard 16-pin DIP socket. · 
At th~ i.,put, a GaA;UTE emittin~ diode generat?s infrared tight proportional to current passincJ through th~ diod~ in 
the forward direction. At the output, a silicon phototramistor detects and amplifies the photocurrentge1H:race<l in :ts 
photo~siti·1e bJse region. Light coupliniJ, electrica'lly isolates the input from the output. 
PACKAG:: DIM!:NSIONS ALL.D1M<Ns10,.s1N1NO<CS 
rr;:T ·~ F=~ 
.L[)~~fil 
. I I -W """"" 1-r --t ..,.._.O"A1TY"· I __ 'i-:1• 5.J r 
C85l }-,tlU-J1 
~ ~ +~ -~----.-
. --H--°' ·""' cas1 
GOLD Pt.ATED i<OVA~ ___________ ._o_r_E:_c_.,_,,_._._,_<_OC.\TEO o .... ,.INS 2. l:iiA.'ltO 1 
FEATURE$ 
•Two isolated channels per packaga 
·•Two paclcages fit into a 16 l~ad DIP socket 
•Same bas;,; electrical characttristics as MCT2 
• 1500 volt isolation . 
·• SO% typical current transfer ratio 
APPLICATIONS 
•AC Lin~/Oigital Logic ••• _ ••••• Isolate high volt.age transients 
·•Digital Logic/Digital Logic •••• ___ Eliminate spurious grounds 
•Digital Losic/AC Triac Control • _ •• !Sf.llate high voltage transi~nts 
•Twisted pair line receiver •.•••••• Eliminate ground loop !~through 
•Telephone/Telegraph line ra:eiver ••• Isolate high voltase transients 
• High Frequency Power Suppiy 
- F eedllacl< Con<rol. .•• _ •••••• Maintain floating ground 
• Relav contact monitor •••••••• _ Isolate floating c;rounds and transient' 
• Pow~r Supply Monitor .............. Isolate transients 
ABSOLUTE MAXIMUM RATINGS Storase Temper a turf! -55°C to 150°C 
Operating Temperature-55°C :o 100°C 
Lead T emper.ature (soldecing. l 0 sec.I 250°C 
INPUT DIODE (each channel) 
Ratoo forward curtenl. DC. . • • • • • • • • • • • • • 60mA 
Peak rev:!f'se current ••••• __ • • • • • • • • • • • 10 pA 
Peak fOtWard currffil ( l;is pulse. 
300pps) ••••••.•••• - ••••••••••••• 3A 
Power cfosipation at 25' C ambient ••• ~ ••••• 100mW 
Oerata lioaarly from 50° C ••••••••• ~ • • • • 2 mW/°C 
OUTPUT TRANSISTOR (each channel) 
Power dissipation QI 25°C ambient • _ : • ___ • • • 1 SO mW 
Oerate linearly from 25°C _ • _ • _ • _ • • • • • • 2 mWJ°C 
Coll~tor Current __ • _ ••• _ •••• · ••••••••• 30 mA 
COU?LEO 
Input to output breakdown volt3.., .•••• - 1500 volts DC 
Total package power dissipation@ 25°C ambiffil •. 400 mW 
Derate linearly from 25°C ••••• _ • - • • • • S.33 mW/°C 
ELECTRO-G?TICAL CHARACTERISTICS £25°C Free Air Tempera"Ure Unless Otherwise Spec;fied) 
CHARACT!:RISTICS MIN. TYP. MAX. UNITS TEST CONDITIONS 
INPUT DIODE 
Threshold forward volta!?> 




Rise tim~. fall tim• 
OUTPUT TRANSISTOR (IF= 01 
Brea<.down volt3g.e. coll:ctor to emitter 
Brea~dOV'tln voh<l4..Je. em;tter to collector 
LM~age curr!'nt, collector to emitter 
Capacit3nce collector to emittet' 
COU?LED 




Bre.1kdown volta<]d -· cht\nnel-t~channe1 
C.J~4!ance he?'N~n chann-!ls 













































l'.IC = 1 nA 
If: 60 mA 
IR~10µA 
VR Q 3.0 V 
Vf•OV 
Vfa 1 V 
IF • SO mA: Soil.ystern 
IC= 1.0 mA 
le= 100µA 
vce=1ov 
VCE a 0 V 
VCE • 10 V. IF = 10 mA 
vl-0 c 500 v 
fa 1 MHz 
Relative humidity = 40% 
f • 1 MHz 
'c • 2 mA. if • 16 mA 





ELECTRO-OPTICAL CHARACTERISTICS (Con~ll) 
CHARACTERISTICS 
S~'llTCHING TIMES, OUTPUT TRANSISTOR 
Non-'-ltur.11«1 ris., time. fall tima 
Non-sarurared risa time, fall time 
MIN.. 
Satura1ed turn-on time (from 5.0 V to 0.8 Vl 









IC= 2 mA. VCE • 10 V, RL a 100n 
IC= 2 mA. VCE - 10 V. RL a 1 Kn 
RL = 2 KU. IF"a 15 mA 
' RL m 2 KU. IF = 15 mA 
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Vet -COLLECTO~ VOLTAGE -VOLTS 
C851 
Figure 1 I· V Curv<J of Photo transistor 
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A"'BIENT TEMPERATURE l°CI C361 
Figure 4 Current Tran•fer Ratio 
vs. Temperatura 
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Figar~2 1-V Curve in Saturation 
> 1.31--++H--+-+-' '+74-t-!+:>"I 
I 
w 
~ 1.2 l--++r-!-:-A""-h-H-t>-"f-+++--1 .. 
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Figure 8 Lifetime vs. Forward 
Current (Not" 1) 
100,0CO 
•cses 





0.1 .2 .3.4.5 1.0 2 3 4 5 10 20 40 100 
lf - FORWARO CURRENT - mA C:OOO 
Figure 3 CTR vs. Forward Current 
~ 106t--+~-+-+--t--+--;.;e.,...,..-""1 ... 
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Figure 6 Leakage Curr,,.'lf vs.· Temperature 
· ...... O:>/leeror Volr.t!P 
100 1J( 
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Fig .. 9. Steady·Srate AC Vnl~e 
Limit of Isolation Di~lxtric 
1. Normalized CTR degrx!ation • __ o __ .....,_ 
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App.endix G {iv) 
'·· 
PETrn j();~i:.~ (t'UCI •:.v.m. t\lu1rm1;;; 
(i-Tf .) I. T:J. 
"• ~·.i;~~:-.JT!":!'.-1 
I .... I ! ", • ~· . -: ~ . : - ., 
RPJUlMETmc 'CUA[ SLOPE 
(-.; APJAlOG TO mmTAl coruvERTERS 
'- r=: ~~ ......... - .._......._...,,~ ....... a ........ ; . .......... ~--~~~~-·----~--·~~~----~-.--~~~-~(£!))~ il~~.~il16" ~_~] 
FEATURES 
e. 4 Wire Ratiometric Operation 
I> Single +5V Power Requirement 
.,._Differential Inputs 
Iii- 40 dB Normal Mc:fa Noise R_ejection 
I> 70 dB Common Mode Rejection 
~Binary or BCD Coding 
GENERAL DESCRIPTION 
The ADC·E R series dual slope AID con-
verters feature ratiometric operation pow-
ered by a single +5 volt logic supply. Four-
wire differential inputs give high com-
mon mode rejection with the useful capabil-
ity of operating with input signal and 
external reference at different common 
mode levels; the external reference voltage 
can be varied over !50% of nominal refer-
ence value. In addition. the conversion time 
can be externally adju;:2d to a 50 or 60 _!:!! 
period to give 40 dB minimum normal mode 
rejecti.on of AC power line noise. 
This series is available in 5 different models 
with resolutions of 8, 10, or 12 binary bits 
and sign and 2-1/?..or 3-1/2 BCD digits and 
'- sign. Important applications for these con-
verters include test and instrumentation 
systems and signal conversion at transducer 
locations. Other operating features include: 
a gated clock output with a counter reset 
PJlse for transmitting data to an external 
counter; an internal start pulse generator 
with externally adjustable rate; and a 
-5VD_C. power output supplying up to 5mA 
for externaUy powering a transducer bridge 
( . ) 
or auxiliary amplifier. 
This combination of features makes the 
ADC-ER an extremely versatile A/Q con-
verter for systems applications. It contains 
an internal precision reference of 1 V for 
binary models and 2v· for BCD models 
whi_ch is used for normal, non-ratiometriC: 
operation. In ratiometric operation the in-
put switc_hes between input signal and ex· 
ternal reference during the conversion cycle. 
Full scale input signal is~ 1 V for binary and 
:t2V for BCD; the input common mode 
voltage range is ±3V. 
The e,xtcrnal reference voltage range is 0.5 
to 1.5V for binary models and 1 to 3V for 
BCD models. Common mode rejection for 
both signal and reference inputs is 70 dB 
minimum. Optimum normal mode AC line 
noise rejection is achieved by external ad-
justment of the clock frequency to syn-
chronize the signal integration time t.o either 
50 Hz or 60 Hz line period. Sign-magnitude 
coding. is used in all models. 
Input power requirement is +svr.c at 
250mA maximum and the module size is a 






PQY.i.A IN GND 
1.AR.A.lLEl DATA OUT 










ANALOG GROUND I 
ANALOG IN. LO I 
ANALOG tN, HI I 57 
+REFERENCE IN I 58 
DIGITAL OUTPUTS 
BINARY 8 1T l 3CODIG:T 
SB t lCB I 128! 80 ~20 
X I X I X X 1 
x I x 112 x I 2 
-REFEME:~ce1N 1 591 x 1 x 1n x 
30 GAIN ADJ. I 63 4 40 
X INDICATES NO PIN 
Notes: 1. Open dots designate omitted pins 
2. 0.100 inch= 2.5mm 
3. Pin po~ition tolerance ls ±0.005" from datum, non-accumulative 








AIMOAC100 8 & 10 BIT IC DIA CONVERTER SERIES 
ELECTRICAL CHARACTERISTICS: 
These specifications apply for V5 = ±15V, -2.5~C.;;;; TA.;;; +85°C for Qt, 02 and N 1 devices; 0°C.;;; TA.;;;; + 70°C; for 03, 04, 
Tl and T2 devices, u11lc1s otherwise specified. 
PARAMETER _J CONDITIONS MIN TYP MAX UNITS -
Resolution 10 10 10 bits 
Linearity '"A" option (±Y, LS6-10 bits) - - 0.05 % 1FS 
"B" option (f: Y, LSB -9 bits) - - 0.1 %IFS 
'"C" option (±Y, LS!l -8bits) - - 0.2 % 1FS 
"D" option (i >~ LS3 -8 bits) - - 0.3 % 1FS 
Full Scale Tempco of IFS "A" option - - 15 ppm/'c 
"8" option - - 30 ppm/°C 
"C" option - - 60 ppm/°C 
".D" option - - 120 ppm/°C 
(For available linear.i1y/tempco combina-
tions. see Ordefir.g J!lformation I 
Settling Time TA= 25'c. to 0.05'> - - 375 ns 
TA= 25°C, 10 0.1~.0 - - 300 ns 
TA = 25 'c. to 0.2'c - - 225 ns 
TA= 2s
0c. to 0.4"', - - 150 ns 
TA = 25°C. to 0.8% - - 100 ns 
Fuli Scale Cutout Voltage Connect FS ACJu.;-: to V-
10V Mode!s {01, 03, Tl, N1l 10 - 11.1 v 
5V Models i02. 04. T2. NH 5 - 5.55 v 
' iL1mas .guarantee adjustabdity to ~xact 
10.0 15.0JV with a :;co!] tnmoor between 
FS Adjt"1 and V-.1 
Zaro Seate Cutout Voltage - - 0.00G % FS 
Logic Inputs ~'1easured with respect to output pin 
High i 2.1 - - v 
Low - - 0.7 v 
' 
Logic lnpu~ Current. I VIN= 0 to +6V - - 5 µA 
Each Input l 
Logic lnpUt R(?:;istance V 1N=Oti:H6V - 3 - Mil 
Losic Input Capacitance I - 2 - pF 
Output Resistance - 100 - kil 
Out;:iut Capacaanoe - 13 - pF 
Applied Power Supplies: 
V+ lincar1ty wjthin si>ecification +6 - +18 v 
V- Lm~3rtty vvith+n s;Jec1fication -6 - -18 v 
Power Supply Rejection V
5
: ±6V to± 18V - - 0.01 %per% 
Po\l'JC'r Consumption 
01, 02, NI models V5 = ±6V - 80 100 mW 
V5 = ±15V - 200 250 mW 
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INPUTS 
Analog Input Range •••••• , •••••• 
Reference Input Range ••••••••••• 
Input Overvoltage, no damage 
Input I mpcdance, both inputs 
Input Bias Current, both inputs •••..• 
Common Mode Input Range ••••••••• 
Common Mode Rejection,·DC-GOHz ••••• 
Normal Mode Rejection, 50 or GOHz 
Stort Conversion 
OUTPUTS 
Parallel Output Data 
Sign 
Overload ••••• ·~· • , •• , • , ••• , , 




Start Output .................. 
Power Output •••• 
PERFORMANCE 
Error. max •••••••.••••••••••••• 
Resolution ••••••••••••••••••• 
Coding ••••••••••••••••••••• 
Temp. Coeff, of Gain, converter ••••••• 
Temp. Coeff. of Gain, reference •••.••• 
Temp. Coeff. of Zero ••••••••••••• 
Internal Reference ••••••••••••••• 
Power Supply Rejection ••••••••••• 
Conversion Time, GOHz period ••••••• 
SOHz period ••••••• 
Warm Up Time, ••••• 
POWER REQUIREMENT 
PHYSICAL-ENVIRONMENTAL 
Operating Temperature Range 
Storage Temperature Range 
Relativa Humidity ••••••••••••••• 
Case Siz~ ••••••••••••••••••• 
Case Mate rial 
Pins •••• ., •••••••••••••••••• 
Waight ••••••••••••••••••••• 
;. 




+0.5 to +1.SV 
±20V 
100 Meg. min. 







+1 to +3V 
• 
2V min. to 5.SV' max. positive pulse 
with duration of 100 µ...e.. min. 
log;., "1" resets converter 
Logic ~,o .. initiat.es conversion 
loading: 1 TTL .load 
8/10/12 parallel: 
line$ 
8/12 parallel lines 
and overrange 
Output data held until next start convert pulse. 
Vout ("0") <:: +o.4V 
Vout ("1");;. +2.4V 
loading: 6 TTL l'oads 
Output HI for IXJ!Sitive input 
Loading: 10 TTL loads 
Output HI for± input> FS 
Output HI during reset and conversion ~nd LO 
when conversion. is comp1ete 
Loading: 4 TTL loads 
Output pulse train giving: 
N+4096 pulses N+2000 pulses 
where N is com1erted count 
Loading: 8 TTL loads 
Pulse HI for resetting extunal counters 
Loading: 4 l'TL loads 
Continuous clock pulses with nominal frequency 
of 1b0 kHz 
Loading: 1 TTL load 
Internally generated 100 nsec. start convert 
pulse at 2/sec. Can be externally adjusted 
for faster rate. 
-5VDC :t3%@ 5mA max. 
.05% Reading ±t count 
8(10/12 Bits 
Sign-Mag. Binary 
±5ppmf' C max. 
:t30ppmf'C max.. 
:!:301N f' C max. 
1V±0.1% 
.01%/% max. 
76.6 msec. max. 
90.0 msec. max. 
5 minutes 
2Y,/3Y, Digits 
Sign-Mag. BCD . 
2V t0.1% . 
43.3 msec. max. 
50.0 msec. max. 
+5.0VDC ±5%@250mAmax. 
o•cto 10°c 
-ss·c to +8s0 ·c 
Up to 100% non>-eondcnsing 
• 
4 X 2 X 0.4 inches (101,6 X 50,8 X 10,2 mm) 
Bl:ack diallyl phthalate perMIL-M-14 
.020" round, go.Id plated. .200" lg. min. 
4oz. max. (114g.) 
•Specifications same as firsi column. 
1. Bott> analog input signal and external 
reference look into identical differential 
inputs with an electronic switch switching 
bet ... -een the two during the conversion 
cyde. A bias current of typically 45nA 
flows out of the input terminals and must 
be returned to ground. For single-ended 
operation Analog LO and either reference 
input. should be connected to Analog 
Ground. Only one reference is required for 
eith..- polarity of analog input. 
2. Zerc> adjustment is required for either 
ratiometric or normal operation. but the 
gain adjustment is required only 'tor nor-
mal operation (using internal reference) or 
applications where the internally trimmed 
accuracy of 0.1 % is insufficient. 
3. Optimum normal mode noise rejection for 
AC line frequencies is obtained by exter· 
nally adjusting the clock frequency to give 
a signal integration time equal to the lin~ ~. 
frequ.,ncy period of 50 or 60 Hz. This -~' 
most easily done by using a digital counter 
connected to the Clock Output (pin 46).. 
if no<mal mode noise is negligible or of 
high frequency, the adjustment i~ not 
necessary. For short term measurements 
an adjustment to within 0.1% of line 
period can be achieved. resulting in 60 dB 
of rejection. For longer term measure-
ments. both I ine frequency and clock 
frequency drift slightly and a more reason-
able· match to within 1% results in 40 CB 
rejection. 
4. The start rate adjustment allows operat-
ing at. an internally set rate of 2 conver-
sions/sec. or at faster rates up to 23/sec. 
ORDERING INFORMATION 
AOC-ER-,-
NO. OF BITS & COOING 
BB= 8 Binary Bits 
1 OB = 10 Binary Bits 
128 = 12 Binary Bits 
80 = 2Y. BCD Digits 
12D = 3y,·scD Digits 
PRICES (1·91 
--to- ADC:.ERSB •••••• $79.00 
AOC:.ER10B •••••• $89.00 
ADC-ER12B •••••• S99.00 
ADC-ER30 •••••• $79.00 
AOC-ER120 •••••• S99.00 
Mating Sockets; OILS-2 (4/modulel SS.DC/pair 
Tiimming Potentiometers: 
TP1 OOK, TPl OK at $3.00 each 
For extended temperature range .Jperation. thP. 
followin-g suffixes are addea to the model number. 
Consult factory for pricinif :;id delivery. 
·EX 
·EXX-HS 
-25° to +85° C operation 
-55°C to +85-oC operation with her-
metically sealed semiconductor com-
ponents. 
The ADCER Series Converters are covered by GSA 
Contra~ No. GS-OOS-27959, FSC Group 66, Part II 
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(BCD) or 13/sec. !Binary) by external 
adjustment. To operate with the internal 
start convert, pin 41 must be connected to 
pin 48. The converter may also be started 
externally by means of a 100 nsec. min. 
start convert pulse applied directly to pin 
48. 
5. The -5V power output from the converter 
may be used to power a transducer bridge 
or an auxiliary input amplifier such as 
µA 776, LM303, or 4250 in conjunction 
with the +5V input power. The 5mA 
maximum output should not be exceeded 
or it will affect the operation of the 
converter. This output is short circuit 
protected to ground but should not under 
any circumstance be connected to +5V or 
any other power supply output voltage 
since damage to the convener will result. 
The -5V output i> regulated to give a 
constant 1 OV difference with respect to 
the +5V power input with a typical 
tempco of ± 1 OOppm/° C. 
6.. Analog inputs exceeding the ±5V supply ·· 
voltage, although they will not cause any 
damage up to ±20V. will cause the input 
switch to malfunction. This will cause the 
overload output to remain high and the 
sign output may be invalid. If inputs 
exceeding ;;5V are to be encounteted in an 
application, it is recommended that clamp-
ing diodes be used from the inputs to ±5V. 
Overload recovery time, T OL• after a ±5V 
input overload is 30 msec. for all SCD 
models and 50 msec. for all binary models. 
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--------------. CONVERSION ;....I ----
10 msec. ~------T-----___,..i .COMPLETE 
I T•33.3msec.IBCDI' DATAVAUD 
: I T • 66.7 msec. IBin)' f.-- T OL --+J 
min. 
rn ':SeeTech.N. ote6n 11 r8µsec.max. 
------'I 1 .---- I I '-----
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: : . NO. PULSES: 2000 + ~! IB~DJ IN i~ count proportion:! to E1NJ 
I I . = 4096 + N 1s;na•vl I . I 
I I 1 I 
I I 1 I 
I I I I 
I I I I 
I I I I I 
------1--......,>-SIGNAL INTEG.--..j.-REF. INTEG.-+'•r---:--+--.. 
. I : ·I 
I I >FS I 
I ~------r, 
I ·1 I I 
I I I I 




I I I SIGN l NEG~TIVE I -----+--+--------'----------t-------1------
1" IDATA OUTPUTS l DATA OUTPUTS 
1 ZERO 
DATA OUTPUTS COUNTING 
I I ZERO 
DATA OUT 
VALID & HELO 
'When synchronized to 60 Hz period. For 50 Hz period: T = 50.0 msec. (8C0) 
T = 90.0 msec. (Bin) 
i SCALE 
21/2 DIGIT 31/2 DIGIT 
' INPUT(±) OUTPUT CODE INPUT(±) OUTPUT CODE 
FS-1 LSD 1.99V 1 1001 1001 1.999V 1 1001 1001 1001 
3/4 FS 
. 
1.50V 1 0101 0000 1.500V 1 0101 0000 0000 
1/2 FS 1.00V 100000000 1.000V 1 0000 0000 0000 
1/2 FS-1 LSD 0.99V 0 1001 1001 0.999V .. 0 1001 1001 1001 
1/4 FS 0.50V 0 0101 0000 0.500V 0010100000000 
1 LSD 0.0lV 0 0000 0001 0.001V 0 0000 0000 0001 
0 o.oov 00000 0000 o.ooov 0 0000 0000 0000 
BINARY CODING 
SCALE 
8 BIT lOBIT 12 BIT 
INPUT(±) CODE INPUT(±) CODE INPUT(±) CODE 
I FS-1 LSB .996V 1111 1111 .9990V 1111 1111 11 .99976V 1111 1111 1111 
I 7/8 FS .875V 11100000 .8750V 1110 0000 00 .87500V 1110 0000 0000 
3/4 FS .750V 1100 0000 .7500V 1100 0000 00 .75000V 11 00 0000 0000 
1/2 FS .500V 1000 0000 .5000V 1000 0000 00 .50000V 1000 0000 0000 
1/4 FS .250V 0100 0000 .2500V 0100 0000 00 .25000V 0100 0000 0000 
1/8 FS .125V 0010 0000 .1250V 0010 0000 00 .12500V 0010 0000 0000 
1 LSB .004V 0000 0001 .0010V 0000 0000 01 .00024V 0000 0000 0001 
0 .ooov 00000000 .oooov 0000 0000 00 .ooooov 0000 0000 0000 
I 
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CkJTil'UT•v,.~, :lf:2m3JICO 3",;d1rt) 
CM •COINONMODE ... ~JC«&lllin11~ v.., 
USING WITH BRIDGE TRANSDUCER AND-5'./ OUTPUT 
TO MINIMIZE INPUT COMMON-MODE VOLTAGE 
+svoc-----------+----"---1-<l s.a.sv 1N 
COM ..34il'WR GNO 
1l·5VOUT 
0 JS+ REF.OUT 
0 :ii-REF .. OUT 
'--1---4--0>')i-ftEf IN 
'---+-<l 'l"IEF IN 
._------+--0 $.MA.LOG IN Ht 
'--------------..+-....:. lMALOG IN lO 
ForttCO Models: R1 • R,1• 2R1 
Fot SiNry Models: 1' 1 • R•••.Sfl:i 
CALIBRATION 
1. Connect the convener as shown. in the.diagram. Allow a 5 minute warnH.Jp before 
making final adjustments. 
2. Zero Adjustment. Short together AnaPOg In HI (pin 5). Analog In LO (pin 3). and 
Anatog Ground (pin 1L Ad1ust zero tri-r:s"ning Potentiometer to obtain a flickering 
Sign (pin 72) and logic 2e;o on all para'lft data output lines. 
3. Gain Adjustment. Apply a precision rofUlmce input voltage between Analog In HI 
(pin 5) and Analog In LO (pin 31 ""'rth the latter connected to Analog Ground 
{pin 11. Set the precision reference to.a vnltage near full scale (see coding tables) 
end adjust the gain trimming potentmmeter to give the correct digital output 
code. 
NOTE: The gain adjustment is intemafly trimmed to within :t0.1% accuracy. If 
this accuracy is sufficient, then pin 30-s.'l:aoutd be left open. The gain adjustment is 
not neces~ry for ratiometric vperati.o:r-. 
ADJUSTMENT OF CLOCK FREQUENCY" AND START RATE 
1. To obtain optimum noimal mode noise.-ejection at either SO or 60 Hz. the Clock 
Freque:--::y Adjust potentiometer shou"id be adjusted to. give the appropriate clock 
frequency shown in the tab'e. This is most easily do:ie using a freouency counter 
connected to the Clock Out (pin 46}. Atrthough a 200K ~djustment potentiometer 
·gives a full range of adjustment, most:a.-:curate adiustment is achieved by a 10K 
trimming potentiometer in series with aa appropriate fi:ited r£Sistor value. 
2. The internal start pulse g.;nerator Oi::Jf!'ra!'eS at a nominal rate of 2 pul5e$/secoi:id 
with no connL"Ction to pin 39. To i~ the conversion rate a resistor may be 
connected as shown from pin 39 ti:r +5V .as illustrated in the calibration di~&o·am. 
USING WITH BRIDGE TRANSDUCER 
EXCITED BV 5V SUPPLY 
+svoc----------------'-"' 36 •sv 1N 
COM 34 P\VR GNO 
0 32-SVOUT 
0 30 GAIN AO.I .. 
0 28• REF.OUT 
0 26-REF .. OUT 
L----1--£.-A--l-.J..--ti 9- REF IN 
7 +REF IN 
L-------1--0 5 ANALOG IN HI 
'-------~---------1-<:> 3 ANALOG IN lO 
DRIVING AN EXTERNAL COUNTER 
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TECHNICAL SPECIFICATIONS NOVEMBER 1973 
no 4:':'~ ~;r,";;- ~ ~ 
0 ~ ~U i!J;J u ~cu .. 
FEATURES: 
m COMPLETE •.•.•••••...•. INCLUDES REFERENCE, 
CURRENT SOURCES LADDER, SWITCP.ES 
O COM?ACT •.•.•... 16 PIN DlP OR 2·1 PIN FLATPACK 
Et CO:vl?ATIBLE .•.••.••..• TTL, DTL LOGIC LEVELS 
m LOW POWER •.•.•••••••••...•. SOmW TYP AT ±6V 
m WIDE SUPPLY RANGE ..•••••.•••••. ±6V TO ±18V 
m FAST SETTLlr.:G .•.. 225nS (8 BITS), 375nS (10 BITS} 
m 8 & 10 BIT MODELS ••.•••••••••. WIDE CHOICE OF 
SPEC! FICA TtONS 
Cl FLEXIBLE .•••••••••• HIGH SPEED 0-2mA OUTPUT 
D RELIABLE •.•••.••• 100% POWER BURN-ltJ@ 125°C 
ID STABLE ••....•.••.. TEMPCOS TO ±15ppM/C MAX 
II.'> HIGH LINEARITY .. TO 0.05% ~.1AX. -25°C TO +ss"c 
D WIDE OPERATING TEMP RANGE •.• -55°/+125" AND 
0°/+70°C 
GENERAL DESCRIPTION 
The AIMDAC 100 series are complete 10 bit resolution Digital-
to·Analog converters constructed on two monolithic chips in a 
single16pinDIP or 24 pirdlatpack. Featuring excellent linearity 
vs. temperature performance, the AIMDf\C 100 includes a low 
tempco voltage reference, 10 current source/switches and a 
high stability thin·film R·2R ladder network. Maximum appli-
cation flexibility is provided by the fa;t current output, and 
matched bipolar offset and feedback resistors are included for 
use with an extern31 op amp for Voltage outnut applications. 
Although all units have 10 bit resolution, a wide choice of 
A 70 
(v) 
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linearity and tempco options are provided to allow ootimiz3. 
tion of price/performance ratio. 
The small size, ,-,ide oper;rting temperature range, low power 
consummion and high reliability con'.truction make the 
AIMDAC1CO ideal for aerosoace applications, \•:iih Ml L·M-325;Q 
processing available. Low cost 0° /+70°C versions are available 
for all industrial requirements./>.pplications for the AIM DAC i CO 
series include use in servo·POSitioning systems, X· Y plotters, 
CRT displays, programmable power. suppliers, analog meter 
movement drivers, wavefor.r.i- generators and in high speed 
Analog-to-Digital converters·. 
SIMPLIFIED SCHEMATIC AND PIN CONNECTION DIAGRAM (DUAL-IN-LINE PACKAGES) 
f"•.A.I.. 
'SCilll..( o--f·,_. __ ...__,,,..,.__..._,,,..,.,.._.___,.,,_,. ...... ....,,,.,.... ...... .,,,,. ...... .__,.,..,._..._~ ....  ...,, ___ ~ 
••OJI IOY r.• r•>i a-Cllilf1o')ft, 1t1 •• H,0 ,,., .. ,;~ c1.o• c.~ '" 
l'OA ~VO<! IC~" .0> ( •Ul':'7l,•1 •l.44Uli 
tPA(..,A:.(01,Ql'""UI 
'• 
The premium p!?dormance of this produrt is ach;cv~d through an advanced 
proce:;sing technology. All Precision Monolith1cs products .Jrc 9:.Jarantc~d to meet 
or e»c.cecd published specifications. 
(AUOVE PIN OUT APPLIES FOR Q1, 
Q2. Q3, 04, Tl & T2 f'ACKAGt:SI 
. I 
AIM DAC100 8 & 10 BIT IC D/A CONVERTER SERIES 
GENERAL INFORMATION: 
1. The AIMDAC100 series are digit<:f·to·cnalog current con-
verters; voltage outputs niay be easily implemented by using 
an external operatio'1af amp!iiier with th2 internally providi!d 
feedback resistor .. For clarity and convsnie:ice, most specifo:a-
tions will reference full scale output voltage rather than full 
scale output current, assuming an "id£al" op amp has been 
utilized for conversion. 
2. The logic coding used for driving the A1~;DAC 100 should 
be compleJFentary binary or offset cornp!eme;;tary binary to 
obtafn unipolar and bipclar analon outputs, resp~ctively. 
3. The A11.1DAC 100 series provides a wide variety of worst-
ABSOLUTE M~XIMUi\·1 RATli\JGS: 
V+ Supply to V- Su.oply · 0 to +36V 
V+ Supply to Output 0 to +1SV 
V- Supply to Outpi..t Oto -18V 
Logic Inputs to Outo"t -6Vto+6V 
L.og:c Ir.puts to V+ Supply (Note 1) -18V toOV 
Log;cs Inputs to V- S
0
upply !Note 1) 0 to +l8V 
Po-\~r Qissioat_ion !Not~ 21 500n1~V 
NOTES: 
1. rrroorts:ft: see ~c~licaticns section for information on im· 
prcoar po-. ... :er suco!y/10•1ic iriout combir:ations 
i 
case linearity and full-scale ternpco combination options. All 
devices have 10 bits of resolution; the linearity options of 
0.05%, 0.1 %, 0.2% and 0.3% guarantee monotonic operation 
for resolutions of 10, 9, 8, and 7 bits respectively. When less 
than the full 10 bits are utilized, the unused logic inputs must 
be connect:?d to a "high" logic level. 
4. AIMDAC 100 devices in 01, 02 and Nl packages receive 
many of the 100% processing steps specified by MIL·M-38510, 
including visual inspection per 883-2010 1 B and 96 hours of 
burn·in at +125°C. Devices completely processed in com-
pliance with38510 levels A ancJ Bare available. All AIMOAC 100 
devices specified for 0°C to+ 70° operation receive at least 72 
hours or ourn·m .. 
Operating Temperature Range 
01, 02 and N Packages (Note 2) -55°C to +125°C 
03, 04 and· T Packages 0°c to+ 10·
0c 
Storage T~rpperature Range 
0 and N Packages -65°C to +150°C 
T Packages -55°C to +125°C 
Lead Temperature (Soldering) 
0 and N Packages +300°C (60 sec) 
f Packages +260°110 sec> 
2. Rating aopiics to a:r.t:ient temperature of 100°C. Abc·1e 100°C, 
derate at lOmi..·1/'c. 
PIN cm;~JSCTIONS: (TOP VIEW) ... 0. ,. .. •·l - •:'l,l..::.~~(.t.C>I. 
o...~•!Jf , •4 .,,. 
Ltl• '' 4'1:'!. 
llT'l'S ·11"!1' 
l•T_.I Hl•fS 
· ant., · •C1rr• 
llfll . • ,ia;,.,· 
01, 02, 03, 04; T1, T2 
ORDERING INFORMATION: 
.... 10~.,.....,,_.,....,~ . 
•u '' ···2 
., .. :_ 
t)•.c 
24~11!11 F'l,.ATlo'ACll'. (H SUff'IX) 
N1, 
AIMDAC100 d~vices are .;vailabie in a wide variety of p~ckag~Jtemperature raPgeltir:eantviterTipco/output vo!tage cOmbinat1ons. The 
complete part number includes suffixes v.thich indicate the sp~cific parameter se:-ccted, as ~ho1.vribelow: 
ORDER NUi»BER: A1MOAC-Hi0 XX XX 
~------------------'' J L.-J.__ ________ __, 
I LINEAR1TY F.S. TEMPCO 
0.05% MAX A 15 ppm/°C MAX A 
0.1% MAX B 30 ppm/°C MAX B 
0.2% MAX c 60 ppm/c MAX c 
0.3% MAX D 120 ppmt°c MAX D 
SPECIAL NOTE: The following linc.1ritv/tempr.o option com!;ina· 
tions are ava1l"ble for the above -55/~ 125''c !Ul, 02, Nl I mou»t>: . 
AA, AC, AD, BA, 813. BC, CC, DD. 
PACKAGE, TEMP RANGE AND OUTPUT. VOLTAGE 
16 Pin H·;rmetic Dip, -55/• 125"C, 10V and ±SV 
16 Pin H'!rmetic Di;>. -55:';.125'\:. 5V an~± 2.5V 
24 Pin Hermetic Flatpack, -55/+ 125°C, 10V, 5V, !5V, ±2.5V 
24 Pin Hermetic Flarpack. -55/+1.25°C, 10V, 5V, !5V, !2.5V 
16 Pin H~rm~ric Dip, 0/+70°C, lOV and ±5V 
16 Pin Hermetic Dip, 01+70°C, 5V and i2.5V 
1G Pin Pl">tic Dip, 0/+70°C, lOV and ± 5V 
16 Pin l'l;i,.ic Dip, 0/+70°C, 5V and ± 2.SV 
The following lineoritv!rempco option combinations are available for the above 0/+70°C 103, 04, Tl, T2) models: AC, BC, CC, DD. 
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AIM DAC100 APPLICATION NOTES 
LOGIC COOING - The ••MDAC100 uses complemcn:ary or in-
. verted.binary logic coding, i.e .. an all "zeroes" iPput produces a full 
scale output. while al'l all "ones.'' input producei a zero ~cale output. 
The output may be ·easily modified to ar.commod.Jte compie· 
mentary offset binary, complementary ont•'s complement and 
complementary two's comµiementary codes. 
LOGIC COMPATIBILITY - The input logic levels are directly 
compatible with DTL ar.d TTL logic and moy also be med with 
CMOS logic powered from a single +5 volt supply. 
LOWER RESOLUTION APPLICATIONS - The M\,OAC100 may 
be used in appl·ications ri2qu.ring less than 10 bits of reso!u'tion. All 
unused logic inputs musr be tied to. the high logic for proper 
operatio·n. "Floating" logic inputs can ~ause improper operation. 
FULL SCALE OUTPUT ADJUSTMENT - The cutout current of 
the A".•DAC100 may be reduced. to prod"ce an exact 10.000 
(5.000) volt outpur by connecting a 20Drl adjustabie resistance 
between the Full Scale Adiust pin and V-. Adjustme~t should be 
made with an input of all "zeroes." 
BIPOLAR OPERATION - The Al.'.l0AC100 May.be converted to 
bipolar operation by injectJng a half-scale current into the output; 
this is accomplished _by connecting the internal bipolar resistor to a 
+6.4 volt reference. Trimming of the zero output may boa facilitated 
by placing a soon adjus:able resistance in series with the .. 6.4 volt 
LOW COST 8 BIT TRACKING A/D CONVERTER 
r----- -- ------- --.-----, i ~2400 •114 7400 ! 
I Q..O(JO: I 
, our • 
: . ~· : ' c ' ' . I : : 
1 FOF? CLOCK P:A"!E ~ l 'h!'Hir 1 
I C•470;:F 1 
'"- -- --- - --- -- - - - -- --- .J 
A 7?. 
reference. Trimming procedure is as follo\.ys: with inputs set to all 
"ones". adjust Bi pol or Offset pot to desired negative Full Scale 
Vollage; with inputs set to all "zeroes,'' adjust Full Scale pot to 
desired positive Full Scale Voltage. (Make certain correct end point 
voltages are used with one's and two's complement codings.) 
VOLTAGE AT OUTPUT PIN - The A1MDAC100 is designed to be 
operated with the voltage at the output pin held very close to zero 
voits. Input logic threshold levels are directly affected by outpur pin 
voltage changes; volt<:ige swings at the output may cause loss of 
linearity due to improper switching of bits. Large voltage swings 
maY cause permanent damage_ and shou:d be avoided. Proper 
operatibn can be obtained with outP'.Jt voltages held within :!: 0.7 
volts; a pair of back-to-back silicon diodes tied from the output 
grou~d is a convenient way of. clamping the output tot.his limit. 
POV'IER SUPPLY SEQUENCING - IMPORTANT - Occasio~al 
early :..;.·:DACl CO devices may suffer tcrnoorary malfunction and 
possible permanent damage if voltage is present at the logic inputs 
before the V+ supply is-available. A simote protection circuit may 
be implemented by using twv silicon diodes to clamp the V+ 
terminal to the logic supply as shown in the diagram on page 7. 
All/OAC-100CCTI 
10 81T 0/A CONV!RT£R 
V1,. • 0 TO +IOV 
NA OG A!,.~' eJQ 
~Pu\ <>--."' . -,-.o-.-,-U-L_L_S_CA_L_£ ____ -+---1--------" 















Appendix G (vi) 
REGULATED POWER SUPPLIES 
LOS VJ SERIES 
SPECIFICATIONS AND FEATURES 
DC OUTPUT - Voltage regulated for line and load For voltage and current ratings see table I below. 
TABLE I 
MAXIMUM CURRENT (AMPS) 
AT AMBIENT TEMPERATURE 
MODEL VOLTAGE 
RANGE. 
40°c 50°C 60°C 
LOS-W-2 2,:t.5% 12.0 10.5 8.5 
LOS-W-5 5 .±. 53 12.0 10.5 8.5 -
LOS-W-6 6,:t.5% 10.0 9.0 7.3 
LOS-\V-12 12.:t. 5% 7.0 5.8 4.6 
; 
LOS·W·15 15.±, 53 6.3 5.2 4.0 
LOS-W-20 20 .±. 53 5.2 4.2 3.2 
-
LOS-W-24 24 .±. 53 4.8 3.8 2.8 
---
LOS-W-28 28.±. 5% 4.2 3.3 2.4 
Current range must be chosen to suit the appropriate maximum ambient temperature. Current rating8 apply for .entire voltage. range. 
REGULATED VOLTAGE OUTPUT .. 
Regulation (line) .-.. : ...........•.....•.......•.......... 0.15% for inputNariations from 105-125, 125·105, 210·25'0, or 250·210 
volts AC. 
Regulation (load) ...........................•••.......... 0.15% forload variations from no load. to full load or full load to no 
load. • 
Ripple.and Noise ..... , ......•...•..... , ......•.......... l.5mV nns, 5mV peak to .peak with either positive or negative 
terminal. grounded. · 
·Temperature Coefficient ......................• , ... : ...... 0.03%/°C · 
Remote Programming 
External Resistor 
LOS-W·2 .......... !" .••••••••••••••••••••••••••••••. Nominal 1000 ohms/volt output. The programming coefficient is 
. negative. Increasing resistance decreases output voltage. Use a low 
temperature coefficient resistor to assure most stable operation. 
LOs-°W-5 through LOS·W-28 .......... : ............... Nominal 200 ohms/volt output. Increasing resistance increases 
output voltage. Use a low temperature coefficient resistor to assur.e 
most stable operation. 
Programming Voltage ............•.... , ....••.... , ..... One-to-one voltage -1:hange. The programming supply must have a· 
reverse current capability of 6 ma ·min. Programming supply .need 
not have reverse current capability when programming LOS·W·2. 
Remote Sensing .................. _ ........... , ........... Provision is mode for remote sensing to eliminate the effect of power 
output lead resistance on DC regulation. Sensing leads should be a 
tv.isted pair to minimize AC pickup. A 2.5 mf elect. capacitor may 
be required between output terminals and sense terminals to reduce· 
noise pickup. 
OVERSHOOT - No overshoot under conditions of power tum·on, tum-off, or power failure 
ID AC INPUT - 105·125 or 210-250 volts AC at 47·440 Hz. Standard LOS·W power supplies·are factory wired for 105·125 volt input but can 
I be rewired for 210-250 volt input. See fi~e 1 and schematic diagram for rewiring of AC input. Input power: 240 Watts•. Ratings 
~ apply for 57-63 Hz. input. For 47.53 Hz input derate current 10% for each ambient temperature given in table I. For 63·440 Hz input 
O consult factory. 
~ •With output loaded to full current rating and input voltage 125 volts AC, 60 Hz. 
0 OVERLOAD PROTECTION - Automatic electronic current limiting circuit, limits output current to e safe value, protecting load 
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I. RESISTOR VALUES ARE IN OHMS. 9. Tl •Fl.,.ARY CONNECTION S"OWN IS FOR -;V 
~ ~~~~~~rA~~o~"sL~~~ ~~~~~A"~~~~~~!~~Rs. i?.~c~~i~g{~~,~X~D,;0;,nif.f~sviccR:~~~T: -s 
4. SYMBOLS= LE':JS Foe., TE~1"·s •c 1 a ACZ ANO =====-=,,__..., SCHEMATIC DIAGRAM 
f · INDICATES CLOCKWISE ROTATlON OF SHAFT. ~E_fONNECT 80Trl LEA OS TO TER'4 D. FOR WIRING OF REGULATED POWER SUPPLY 9 IWOICATES COS"iECTION TO CHASSIS 10. J C?T~ON UNITS HA\/£ SiNGLE Tl J~5tt~::S~~:~~ 
'-* LAW9DA P..1.RT ~. F.BL·0':>-03:), USE is4002 OrOOE PRiMARY. A'.: INPUT IS 90-llOVAC. ITO S!._.:~~LY-TO- frtlCOELS 
FOR REPLACE:lil~NT L1NLESS ClHERW!SE ~CTE:>. II NOT USED ON MCD£L l.OS-W-2. ILCAO '.'i·:RJNG LOS-W' SERIES 
-+- li'iOICATO:S TEo>'-~AL ON ~l<TED CIRCUIT BOARD. 12.0NLY USED ON MODEL LOS-W-2. DIAGRAMS. 
c::JINO!CATES ACTUAL UNIT "ARKING. DOTTED CONNEC· 
5. FOR OP£ RATION AT 47-~3 H1. CERATE CURP.ENT BY 10%. TIONS S~OWN 
FOR Of>ERA_TlON AT 63-440Hz. CONSULT FACTORY. kN~~y~J,U~~~OR /A LAMBDA 
II. SEE TABLE II FOR COMPONEl<T VALUES. 
7. Rl3 !IRIS ONLY USEO ON "'00EL LOS-W-2. 
e. CR4 ONcY USED ON MODELS LOS-W-12 THRU LOS-W-21. 
a .,. QI-QC QS 
·10•100'& -10+75"- I •re."".· •rBN-EUX:T ELECT 
' i 
j ,. .... "" i 
! 
I 600ml 16 ... L157 L157 , ... , I 
26.000 int 600ml 
Ihle ..... Ll57 Ll57 
16.000 ml ... .., Ll57 L157 Ihde ! .. de 
I 
9000 ml 3S0mt I 30,.,,, ..... LI•6 ·L156 
0000 ml 3SOml Ll5fJ ..... ..... ..... 
6600mf 250d LIS6 Not ... .., .. ..., .... 
6600 ml 250ml Not LISS ..... ..... .... 




















SC'HDIATIC DAT A REFERESCES 
MODELS LOS-W-2 THRL" LQS.\11.28 
Schtmatic C:Omporwnt.1 







I 4.7K ~2K ~ ! ~ .. 0.10 l/4W 
I 2.49& 3.83K . .., .. I .., .. 0.10 
1/2W i 
2.49K I 3.83K .., .. o.u.-1/2W ...... 
619 Not 0.30 .. ,, . 
""" lf4W 
... Not .<! .. 0.30 
l/4W "'"' 
lh .... Not 0.30 
'"" """ 
IK 
Not ..... 0.30 
l/2W "'"' 
IK 
Not .... 0.30 





I ""' .. .. I 
2.2K .... 
2.2K ...... 
5.6K .., ... 
'UK ...... 
!OK .... 





l/4W .<! ... 
' l-l/2W FILM ftW 
2.21t 
~ .. ... 
.,. ..,,. ... 
... I ... .. ,.. 
I 
1.47K ... .., .. 
t.47K 1.2K .., .. 
1.47K 
1.2K ..... 
1.47K I l.2K ...... 







.... .. l/4W ...... 2W 2W 
WW I FILM WW 
0.10 ....... 0.10 
0.10 ..... ... 0.10 
0.15 ........ 0.15 
0.30 
768 
0.30 .., .. 
1.21K 0.30 ..... 0.30 
2.2K 0.30 0.30 ... .. 
3.0lK 0.30 ..,,. 0.30 

























REGULATED POWER SUPPLIES 
LOD-Y-152,LOD·Z-152 
SPECIFICATIONS AND FEATURES 
DC OUTPUT - Voltage regulated for line and load. For voltage and current ratings see table I 
TABLE I 
MAXIMUM CURRENT (mA) 
AT AMBIENT TEMPERATURE 
MODEL VOLTAGE 
RANGE 40°c 50°c so0 c 
LOD·Y·l52 ±yl 2 to .±.15 1000 750 500 .. LOD·Z·l52 .±.12 to.±.1s 500 375 250 •• 
Current range must be chosen to suit the appropriate maximum ambient temperature. Current ratings apply for entire voltage range. 
REGULATED VOLTAGE OUTPUT (each sidel 
Regulation (line) ............................. . 
Regulation (load! ..................................... . 
RipplP and Noise ............................... . 
TemperatureCoefficient .............................. . 
Remote Sensing ......................................... . 
. 0.15% for input variation• from 105·125 or 125-105 volts AC. 
0.15% for load variations from no load to full load or full load to no load. 
. J.5mV rms. 5mV peak t-0 peak. 
. ... 0.03%/°C 
. Provision is ,made for remote sensing to minimize the effect of p:1wer 
output lead resistance. on D~> regulation. Sensing leads should be a 
twisted pair to minimize AC pickup. A 2.5 ml elect., .capacit.ot may be 
required between output terminals and sense terminals t-0 reduce noise 
pickup. 
OVERSHOOT - No overshoot under conditions of power turn·on, turn-off. or power failure. 
AC INPUT - 105-125 or 210·250 volts AC at 47-440 Hz. Standard LOD·Y and LOD-Z power supplies art fact-Ory wired for 105·125 volt input, but 
can be rewired for 210·250 volt input. See Figure I and scl:emLtiC diagram for rewiring of AC inpuL Input powe..-; 75 Watts (LOD·YI 
40 Watts <LOD·ZI. Power tact-Or*; 0.7. Ratings apply for 57-63Ht input. For 47·53Hz input derate currPnt 10% for Pach amhient terr>!"'rature 
¢'""' ;,. table I. For 63·HO Hz input consult factory. 
*With output.loaded to full current rating and input voltage 125 volts AC, 60Hz. 
TRACK I NG - Absolute difference between negative and positive outputs within 2%; 0.2% change for all conditions of line. load, and temperature. 
{)VERLOAD PROTECTION - Automatic electronic current limiting .circuit, limits output current to a safe value, protecting load and power 
~ supply when overloads and direct shorts occur. -~ · • 
INPUT AND OUTPUT CONNECTIONS - See outline dra"'ing for location. 
AC input .......... · ................ : . . . . . . . . . . . . . . . . . Terminals on transformer 
Ground ......................... : . . . . . . . . . . . . . . . . Terminal on transformer 
DC output................................. . . :Turret terminal on printed circuit board 
Sensing ................... , . . . . . . ..... Turret terminal on pr-inted circuit board 
Overvoltage ProteCt-Or ..... : . . . . . . . . . . . . . . . . . ... Quick disco1U1ect terminal on printed circuit board with mating connector· 
. attached. 
OPF:RA TI NG AMBIENT TEMPERATURE RANGE AND DUTY CYCLE - Continuous duty from 0°C to +so~c ambient with corresponding 
_load current ratings for all modes of operation. 
STORAGE TEMPERATURE - ·20°C to +85°C 
DC OUTPUT CONTROL - Screwdriver voltage adjust control permits adjustment of DC output voltage. See.outline drawing for location of 
control. · 
GUARANTEE - 60 day guarantee from date of shipment ..... materials and labor. 
PHYSICAL DATA 
Size. . ................................................ LOD-Y: 5·518" x 4·7/8" x 2·1/2"; LOD-Z: 4·7/8" x 4" x 1·5/8" 
Weight........................................... LOD-Y: 3·3/4 lbs. net; 4 lbs. shipping; LOD·Z: 1·7/8 lbs. net; 2-1/8 lbs. 
shipping . 
Finish ...... :., ................................ . . . Gray, FED. STD. 595 No. 26081 
MOUNT! NG - Three surfaces. each with clearance mounting holes.\can be utilized for mounting this unit. Air circulation is required when unit 
is mount.eel in confined areas. Refer to Outline Drawing for mounting details. 
"J"' OP1'ION - Standard LOD·Y and LOD·Z power supplies can be obtained for 90-110 VAC. 47·440 Hz input. For 47·53 Hz input derate current 
10% for each ambient temperature given in table I. For 63-440 Hz input consult factory. 
ti) OVEHVOLTAGE PROTECTOR ACCESSORY 
C"1 Adjustable . . . .................... . Externally mounted Overvoltage ProU>ctor LMOV·3 is available. Addi· 
tional wire must be added to the Overvo!tage Protector leads in order 























































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































THEORY OF OPERATION OF A CONSTANT VOLTAGE 
TRANSFORMER (PARAMETRIC TRANSFORMER) 
(For detailed derivations and formulae see Ref. 21). 
The phenomenon of' parametric oscillations is of frequent 
occurrance in physical systems and.has been recognized 
for a long time. In an electric circuit consisting 
of a resistence, inductance and capacitance if, by some 
means, either the inductance ·or the capacitance is made··· 
to vary periodically at twice the natural frequency of 
the circuit, parametric oscillations start to build up. 
In the absence of a limiting device or mechanism, amplitude 
of both current and voltage will coritinue to increase· 
until some component breaks down. This kind of 
oscillation can generally be described by a· seciond-order 
linear differential equation with a periodically time-
varying coefficient of the Hill's or Mathieu's type. 
The pr:esence of some non-linearity in the actual system 
may cause the oscillations to stabilize at a finite steady 
amplitude. 
A method of obtaining the required double-frequency 
variation in the inductance is through the interaction 
between the magnetic field of two stationary iron-cored 
A 77 
circuits. The resulting device may be termed a 
"parametric transformer" since it is capable of trans-
forming electrical energy from one circuit to another 
through parametric excitation. 
Primary fluix Secondary f tux 
02 
. ' . In put terminals I Output terminG1ls 
Fl G. 25. 
Figure 25 depicts the cores and windings arrangement 
of a parametric .power transformer. The two cores 
are 90 degrees relative to each other in space and so are 
the windings. The mutual inductance between the two 
circuits in, therefore, practically zero; and a capacitor 
is connected across the secondary winding. Since · 
parts of the magnetic circuit.are conunon to both cores. 
the flux ¢1 can produce a change in the reluctance and 
hence, the inductance of the secondary circuit. A 
sinusoisally varying primary flux at a frequency w1 can 
therefore, produce a periodic variation in the secondary 
inductance at the double frequency 2w1 • 
If the inductance of the secondary is made to vary at 
double the frequency to which the circuit is tuned, and 
provided certain oscillatory requirements are met, para-
metric oscillations will build up. Because of 
A 78 
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saturation of the secondary core, the secondary inductance 
will be modified and the amplitude of oscilLations will 
stabilize at a finite steady value. 
The required double frequency variation in inductance 
is produced by the primary .flux. The sec:ondary side 
by itself, therefore, constitutes a parametric power 
oscillator which must be "pumped" at twice i.ts output 
frequency. The energy dissipated in the secondary 
circuit as losses as well as the load <D nnected across 
the secondary terminals, has to be supplied by the "pump". 
But since the secondary has no direct external source 
for its excitation, the primary side has to act as a 
pump, drawing energy from the main supply and delivering 
it to the secondary indirectly, through the degree of 
.. 
variation of the parameter which is the secondary inductance. 
o load across the terminals of the secondary has a-damping 
effect on the secondary oscillations causing detuning 
and lowering ·of the Q-£actor,·'.of the· circuit.. The 
0 secondary voltage is at the same frequency but 90 out of 
phase with the primary voltage • 
• 
Unlike the conventional transformer I. the secondary of ·a 
parametric transformer operates like an osci11ator and 
its output voltage is produced through parantetric oscilla-
tions and not through electromagnetic induction. The 
secondary voltage is, therefore, largely independent of 
the harmonics in the primary voltage. 'lfuis feature 
makes the parametric transformer an excellent natural 
line filter and regulator. 
